

IntechOpen

Computer and Network Security

Edited by Jaydip Sen





Computer and Network Security

Edited by Jaydip Sen

Published in London, United Kingdom

Computer and Network Security http://dx.doi.org/10.5772/intechopen.78497 Edited by Jaydip Sen

Assistant to the Editor(s): Sidra Mehtab

Contributors

Michael Ekonde Sone, Tamer Fatayer, Jaydip Sen, Sidra Mehtab, Rajeev Singh, Teek Parval Sharma, Roshan Chitrakar, Roshan Bhusal, Prajwol Maharjan, Angelica Caro, Alfonso Rodriguez, Ignacio Velásquez, Jyothsna Veeramreddy, Koneti Munivara Prasad, Altaf Mulani, Pradeep Mane, Anton Noskov

© The Editor(s) and the Author(s) 2020

The rights of the editor(s) and the author(s) have been asserted in accordance with the Copyright, Designs and Patents Act 1988. All rights to the book as a whole are reserved by INTECHOPEN LIMITED. The book as a whole (compilation) cannot be reproduced, distributed or used for commercial or non-commercial purposes without INTECHOPEN LIMITED's written permission. Enquiries concerning the use of the book should be directed to INTECHOPEN LIMITED rights and permissions department (permissions@intechopen.com).

Violations are liable to prosecution under the governing Copyright Law.

CC BY

Individual chapters of this publication are distributed under the terms of the Creative Commons Attribution 3.0 Unported License which permits commercial use, distribution and reproduction of the individual chapters, provided the original author(s) and source publication are appropriately acknowledged. If so indicated, certain images may not be included under the Creative Commons license. In such cases users will need to obtain permission from the license holder to reproduce the material. More details and guidelines concerning content reuse and adaptation can be found at http://www.intechopen.com/copyright-policy.html.

Notice

Statements and opinions expressed in the chapters are these of the individual contributors and not necessarily those of the editors or publisher. No responsibility is accepted for the accuracy of information contained in the published chapters. The publisher assumes no responsibility for any damage or injury to persons or property arising out of the use of any materials, instructions, methods or ideas contained in the book.

First published in London, United Kingdom, 2020 by IntechOpen IntechOpen is the global imprint of INTECHOPEN LIMITED, registered in England and Wales, registration number: 11086078, 7th floor, 10 Lower Thames Street, London, EC3R 6AF, United Kingdom Printed in Croatia

British Library Cataloguing-in-Publication Data A catalogue record for this book is available from the British Library

Additional hard and PDF copies can be obtained from orders@intechopen.com

Computer and Network Security Edited by Jaydip Sen p. cm. Print ISBN 978-1-83880-854-9 Online ISBN 978-1-83880-855-6 eBook (PDF) ISBN 978-1-83880-856-3

We are IntechOpen, the world's leading publisher of **Open Access books** Built by scientists, for scientists

Open access books available

4,800+ 123,000+ 140M+

International authors and editors

Downloads



Our authors are among the

Top 1%

most cited scientists

12.2% Contributors from top 500 universities



WEB OF SCIENCE

Selection of our books indexed in the Book Citation Index in Web of Science[™] Core Collection (BKCI)

Interested in publishing with us? Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected. For more information visit www.intechopen.com



Meet the editor



Professor Jaydip Sen has worked for many reputed organizations, including Oil and Natural Gas Corporation Ltd., India; Oracle India Pvt. Ltd.; Akamai Technology Pvt. Ltd.; Tata Consultancy Services Ltd.; and National Institute of Science and Technology, India. Prior to joining the NSHM Knowledge Campus, India, in December 2018 as the head of the Data Science and Computing School, Prof. Sen worked with Praxis Business

School as a Professor of Business Analytics. Prior to that, he was a lead scientist in the Innovation Lab of Tata Consultancy Services, Kolkata, India, where he was involved in research and development in security and privacy aspects in wireless networks and Internet of Things. His research areas include security in wired and wireless networks, intrusion detection systems, secure routing protocols in wireless ad hoc and sensor networks, secure multicast and broadcast communication in next-generation broadband wireless networks, trust- and reputation-based systems, quality of service in multimedia communication in wireless networks and cross-layer optimization-based resource allocation algorithms in next-generation wireless networks, sensor networks, and privacy issues in ubiquitous and pervasive communication, big data analytics, R, Python, Spark, Hadoop and MapReduce programming. Currently, he is active in the fields of applied statistical modelling, data mining and machine learning, data warehousing and multi-dimensional modelling, social media and mobile analytics, Artificial Intelligence, and Deep Learning. He has more than 200 publications in reputed international journals and referred conference proceedings (IEEE Xplore, ACM Digital Library, Springer LNCS etc.), and eight chapters in books published by internationally renowned publishing houses. He has delivered expert talks and keynote lectures at various international conferences and symposia. He is a senior member of ACM, a member of IEEE, and a lifetime member of Indian Society of Technical Education (ISTE). He was also an active member of the security group of IEEE 802.16 standard body and European Telecommunication Standards Institute (ETSI). His biography has been listed in Marquis Who's Who in the World annually since 2008. He has delivered invited talks at many prestigious international conferences both in India and abroad and has conducted a number of training programs for teachers of Computer Science and Engineering and Data Science at various universities.

Contents

Preface	XIII
Section 1 Network Security	1
Chapter 1 Introductory Chapter: Machine Learning in Misuse and Anomaly Detection <i>by Jaydip Sen and Sidra Mehtab</i>	3
Chapter 2 A New Cross-Layer FPGA-Based Security Scheme for Wireless Networks <i>by Michael Ekonde Sone</i>	11
Chapter 3 Anomaly-Based Intrusion Detection System by Veeramreddy Jyothsna and Koneti Munivara Prasad	35
Chapter 4 Security in Wireless Local Area Networks (WLANs) <i>by Rajeev Singh and Teek Parval Sharma</i>	51
Chapter 5 Analysis of Network Protocols: The Ability of Concealing the Information <i>by Anton Noskov</i>	69
Chapter 6 Multifactor Authentication Methods: A Framework for Their Comparison and Selection <i>by Ignacio Velásquez, Angélica Caro and Alfonso Rodríguez</i>	87
Section 2 Cryptography	105
Chapter 7 Secure Communication Using Cryptography and Covert Channel <i>by Tamer S.A. Fatayer</i>	107

Chapter 8 High-Speed Area-Efficient Implementation of AES Algorithm	119
on Reconfigurable Platform by Altaf O. Mulani and Pradeep B. Mane	
Chapter 9	141

Chapter 9

Hybrid Approaches to Block Cipher by Roshan Chitrakar, Roshan Bhusal and Prajwol Maharjan

Preface

In an age of explosive worldwide growth of electronic data storage and communications, effective protection of information has become a critical requirement. Especially when used in coordination with other tools for information security, cryptography in all of its applications, including data confidentiality, data integrity, and user authentication, is the most powerful tool for protecting information. While the importance of cryptographic technique (i.e., encryption) in protecting sensitive and critical information and resources cannot be overemphasized, an examination of technical evolution within several industries reveals an approaching precipice of scientific change. The glacially paced but inevitable convergence of quantum mechanics, nanotechnology, computer science, and applied mathematics will revolutionize modern technology. The implications of such changes will be far reaching, with one of its greatest impacts affecting information security. More specifically, that of modern cryptography.

With the exponential growth of wireless communications, the Internet of Things, and Cloud Computing, along with the increasingly dominant roles played by electronic commerce in every major industry, safeguarding the information in storage and the information travelling over communication networks is a critical challenge for technology innovators. The key prerequisite for the sustained development and successful exploitation of information technology and other related industries is the notion of information security and assurance that includes operations for protecting information systems by ensuring their availability, integrity, authentication, non-repudiation, information confidentiality, and privacy.

While it is true that cryptography has failed to provide its users the real security it promised, the reasons for its failure do not have much to do with cryptography as a mathematical science. Rather, poor implementation of protocols and algorithms has been the major source of the problem. Cryptography will continue to play lead roles in developing new security solutions that will be in great demand with the increasing bandwidth and data rate of next-generation communication systems and networks. New cryptographic algorithms, protocols, and tools must follow up in order to adapt to the new communication and computing technologies. Computing systems and communication protocols, like IEEE 802.11 and IEEE 802.15, have become targets of attacks because their underlying radio communication medium contains security loopholes. New security mechanisms should be designed to defend against the increasingly complex and sophisticated attacks launched on networks and web-based applications. In addition to classical cryptographic algorithms, approaches like chaos-based cryptography, DNA-based cryptography, and quantum cryptography will increasingly play important roles.

However, one must not forget that the fundamental problems in security are not new. What has changed over the decades, however, is the exponential growth in the number of connected devices, evolution of networks with data communication speeds as high as terabits/second, massive increase in the volume of data communication, availability of high-performance hardware, and massively parallel architecture for computing and intelligent software. As security systems design becomes more and more complex to meet these challenges, a common mistake made most often by security specialists is not comprehensively analyzing the system to be secured before making a choice about which security mechanism to deploy. On many occasions, the security mechanism chosen turns out to be either incompatible with or inadequate for handling the complexities of the system. This, however, does not vitiate the ideas, algorithms, and protocols of the security mechanisms. While the same old security mechanism, even with appropriate extensions and enhancements, may not be strong enough to secure the multiplicity of complex systems today, the underlying principles will continue to work on the next-generation systems, and indeed, for next era of computing and communications.

About the book

This book discusses some of the critical security challenges being faced by today's computing world, as well as mechanisms to defend against them using classical and modern techniques of cryptography. With this goal, the book presents a collection of research work from experts in the field of cryptography and network security.

The book is organized into two sections. Section 1 contains six chapters that focus on various aspects of network security. Section 2 consists of three chapters dealing with various mechanisms of cryptography. In Chapter 1, "Introductory Chapter: Machine Learning in Misuse and Anomaly Detection," Sen and Mehtab examine how various machine learning approaches can be gainfully utilized in network security and intrusion detection systems. They illustrate systems exploiting supervised learning, unsupervised learning, and hybrid learning, and discuss their relative advantages and disadvantages. In Chapter 2, "A New Cross-Layer FPGA-Based Security Scheme for Wireless Networks," Ekonde proposes a scheme for enforcing security in a cross-layer mode by using a coding technique in the physical layer in the communication protocol stack in a wireless environment. The coding scheme is implemented using residue number system (RNS) and non-linear convolution coding at the physical layer, and the RSA security protocol in the higher layer of the protocol stack, to achieve security in communication. The error correction ability is achieved using a non-linear convolution code. The chapter also presents details about an FPGA implementation of the proposed scheme. In Chapter 3, "Anomaly-Based Intrusion Detection System," Jyothsna emphasizes the need for efficient and effective intrusion detection systems for defending against anomaly-based attacks, and then proposes some approach to detect anomalybased intrusions in a network using unsupervised learning methods. The chapter also presents a brief review of various intrusion detection approaches, such as statistical approaches, knowledge-based techniques, data mining-based methods, and approaches based on machine learning. The author discusses two specific methods of anomaly detection-feature correlation analysis and association impact scale (FCAAIS) and feature association impact scale (FAIS)—and analyzes their performance. In Chapter 4, "Security in Wireless Local Area Networks (WLANs)," Singh and Sharma discusse various currently available security and authentication mechanisms for handoff, and confidentiality of messages in a *wireless local area network* (WLAN) environment. The authors argue that security protocols in a WLAN environment should be lightweight in computation and should not also involve heavy message communication. In this context, the authors propose two protocols-control and provisioning of wireless access points (CAPWAP) and

hand over keying (HOKEY)—for secure handoff in a WLAN. In Chapter 5, "Analysis of Network Protocols: The Ability of Concealing the Information," Noskov discusses methods of hiding data in a network communication using various approaches of steganography. The author compares performances of various schemes including transcoding steganography (TransSteg), lost audio packets (LACK), hidden communication system for corrupted networks (HICCUPS), retransmission steganography (RSTEG), modifications in the headers of TCP and IP packets, modification in the data blocks in stream control transmission protocol (SCTP) protocols, hybrid SCTP protocol, and SCTP multi-homing method. In Chapter 6, "Multifactor Authentication Methods: A Framework for Their Comparison and Selection," Velasquez et al. propose a detailed guideline for choosing various multifactor authentication systems for secure access to information. The guidelines have been designed using an extensive action-research methodology in collaboration with experts in the field of secure information system design. In Chapter 7, "Secure Communication Using Cryptography and Covert Channel," Fatayer proposes a scheme of merging encryption, authentication, and covert channel to realize a covert channel of communication that ensures integrity and confidentiality of information communicated over the channel. This covert channel is also used for generating keys for encrypting messages. The chapter also presents results of the performance of the proposed scheme. In Chapter 8, "High-Speed Area-Efficient Implementation of AES Algorithm on Reconfigurable Platform," Mane and Mulani present a scheme of implementation of the advanced encryption standard (AES) of a symmetric key encryption algorithm. The scheme uses Xilinx SysGen on Nexys4 and simulates the encryption environment using Simulink. The experimental results show that the scheme produces an overall data throughput of 14.1125 GBPS while consuming 121 slice registers. In Chapter 9, "Hybrid Approaches to Block Cipher," Chitrakar et al. propose two schemes of DNA cryptography. The authors first present a DNA hybridization scheme (DHES) in which DNA cryptography is used for encryption and decryption using a *onetime password* (OTP)-based approach for key generation. In the second scheme the authors propose a hybrid graphical encryption algorithm (HGEA) utilizing pattern recognition and transformation using mono-alphabetic or poly-alphabetic substitution with a range of characters consisting of 256 possible values. The chapter presensts results of the performance of both schemes with plaintexts of different length and content using different key size.

We hope that the volume will be useful for researchers, engineers, graduate and doctoral students, and faculty members of graduate schools and universities who work in the field of cryptography and network security. However, since it is not an introductory book on the subject, the subject matter does not deal with any basic information. Rather, the chapters in the book present some in-depth cryptography and network security-related theories, as well as some of the latest updates that might be of interest to advanced students and researchers in identifying their research problems and focussing on their solutions. It is assumed that readers have knowledge of mathematical and theoretical backgrounds of cryptography and network security algorithms and protocols.

We express our sincere thanks to all authors for their valuable contributions. Without their cooperation and eagerness to contribute, this project would never have been successfully completed. All the authors have been extremely cooperative and punctual during the submission, editing, and publication processes. We express our heartfelt thanks to Ms. Kristina Kardum, Publishing Process Manager at IntechOpen Publishing, London, for support, encouragement, patience, and cooperation during the period of publishing the volume. Our sincere thanks also go to Ms. Ana Pantar, Senior Commissioning Editor at IntechOpen, for having faith in us and delegating to us the critical responsibility of editing such a prestigious academic volume. We would surely be failing in our duty if we do not acknowledge the encouragement, motivation, and assistance that we received from graduate students of the School of Computing and Analytics of NSHM Knowledge Campus, Kolkata, India. While there are too many to name, the contributions of Abhishek Dutta, Manjari Mukherjee, Saikat Mondal, and Ashmita Paul stand out as being invaluable in ensuring this volume is as error-free as possible. Last but not the least, we would like to thank all members of our respective families for being the major sources of our motivation, inspiration, and strength.

> **Jaydip Sen** Department of Computing and Analytics, NSHM Knowledge Campus, Kolkata, India

Section 1 Network Security

Chapter 1

Introductory Chapter: Machine Learning in Misuse and Anomaly Detection

Jaydip Sen and Sidra Mehtab

1. Introduction

Over the last 30 years, ubiquitous and networked computing has increasingly gained importance in our life. With the increase in complexity of computer networks, cybersecurity threats have also manifested in a variety of which was unimaginable even a decade back. While the rule-based intrusion detection systems (IDSs) can accurately detect already known attacks on a cyberinfrastructure, these systems are not capable to detect novel, unknown, and polymorphic cyber threats. Moreover, the computational overheads including CPU cycles and memory overheads are unacceptably high for most of the detection systems. Hence, it has been a constant challenge for security researchers to design automated, fast, and yet accurate IDSs for deployment in real-world cyberinfrastructures. From expert-crafted rules to sophisticated machine learning and deep learning algorithms, researchers have explored and attempted to push the boundary of the detection accuracy while minimizing the false alarm rates.

Applications of machine learning and data mining algorithms in both signature and anomaly detection systems have been widely proposed in the literature. In misuse detection systems, following approaches of machine learning are quite popular: (1) classification using association rules [1–3], (2) artificial neural networks [4], (3) support vector machines [5], (4) classification and regression trees [6, 7], (5) Bayesian network classifier [8–10], and (6) naïve Bayes method [11]. While the signature detection systems require labeled training data in order to learn the features of the attack and the normal traffic, anomaly detection systems are based on identifying any significant changes in the system from its normal state. Various approaches to machine learning in anomaly detection have been proposed in the literature. Some of these approaches are as follows: (1) association rule mining [12–14], (2) fuzzy association rule mining [15], (3) artificial neural network [16–18], (4) support vector machines [19, 20], (5) nearest neighbor [21], (6) hidden Markov model [22–24], (7) Kalman filter [25], (8) clustering [26], and (9) random forest [27, 28]. Other machine learning methods have been proposed for learning the probability distribution of data and in applying statistical tests to detect outliers [29–35].

The hybrid detection approach combines the adaptability and the powerful detection ability of an anomaly detection system with the higher accuracy and reliability of the misuse detection approach [28, 36–43]. The selection of misuse and anomaly detection systems for designing a hybrid detection system is dependent on the application in which the detection system is to be deployed. Following a combinational approach, the integration of an anomaly detection system with a misuse detection counterpart has been classified into four categories [28, 36]. These types




Figure 1.

Three categories of hybrid detection systems. (a) Anomaly–misuse sequence, (b) misuse–anomaly sequence, and (c) parallel detection system.

are: (1) anomaly–misuse sequence detection, (2) misuse–anomaly sequence detection, (3) parallel detection, and (4) complex mixture detection. The complex mixture model is highly application-specific. **Figure 1** depicts the first three categories of hybrid detection systems. Complex detection systems are application-specific, and these systems cannot be represented by any generic architecture.

2. Conclusion

A fundamental challenge in designing an intrusion detection system is the limited availability of appropriate data for model building and testing. Generating data for intrusion detection is an extremely painstaking and complex task that mandates the generation of normal system data as well as anomalous and attack data. If a real-world network environment, generating normal traffic data is not a problem. However, the data may too privacy-sensitive to be made available for public research.

Classification-based methods require training data to be well balanced with normal traffic data and attack traffic data. Although it is desirable to have a good mix of a large variety of attack traffic data (including some novel attacks), it may not be feasible in practice. Moreover, the labeling of data is mandatory with attack and normal traffic data clearly distinguished by their respective labels.

Unlike classification-based approaches that are mostly used in misuse detection, unsupervised anomaly detection-based approaches do not require any prior labeling of the training data. In most of the cases, the attack traffic constitutes the sparse class, and hence, the smaller clusters are most likely to correspond to the attack traffic data. Although unsupervised anomaly detection is a very interesting approach, the results produced by this method are unacceptably low in terms of their detection accuracies.

In a pure anomaly detection approach, the training data are assumed to be consisting of only normal traffic. By training the detection model only on the normal traffic data, the detection accuracy of the system can be significantly improved. Anomalous states are indicated by only a significant state change from the normal state of the system.

Introductory Chapter: Machine Learning in Misuse and Anomaly Detection DOI: http://dx.doi.org/10.5772/intechopen.92168

In a real-world network that is connected to the Internet, an assumption of attack free traffic is utopian. A pure anomaly detection system can still be trained on a training data that include attack traffic. In that case, those attack traffic data will be considered as normal traffic, and the detection system will not raise an alert when such traffic is encountered in real-world operations. Hence, in order to increase the detection accuracy, attack traffic should be removed from the training data can be done using updated misuse detection systems or by deploying multiple anomaly detection systems and combining their results by a voting mechanism.

For an intrusion detection system that is deployed in a real-world network, it is mandatory to have a real-time detection capability under a high-speed, highvolume data environment. However, most of the cluster techniques used in unsupervised detection require quadratic time. This renders their deployment infeasible in practical applications. Moreover, the cluster algorithms are not scalable, and they need the entire training data to reside in the memory during the training process. This requirement puts a restriction on the model size. The future direction of research may include studies on scalability and performance of anomaly detection algorithms in conjunction with the detection rate and false positive rate. Most of the currently existing propositions on intrusion detection have not paid adequate attention to these critical issues.

In this book, the following chapters deal with various aspects of network security and cryptography. While the chapters belonging to the network security section broadly discuss different aspects of applications and deployment of security protocols and secure system architecture, the cryptography section discusses various theoretical algorithms and their complexities.

Author details

Jaydip Sen^{*} and Sidra Mehtab School of Computing and Analytics, NSHM Knowledge Campus, Kolkata, India

*Address all correspondence to: jaydip.sen@acm.org

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/ by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

References

[1] Agrawal R, Imielinski T, Swami A. Mining association rules between sets of items in large databases. In: Proceedings of the ACM SIGMOD International Conference on Management of Data. Washington, DC: ACM; 1993. pp. 207-216

[2] Lee WK, Stolfo SJ, Mok KW. A data mining framework for building intrusion detection models. In: Proceedings of the IEEE Symposium on Security and Privacy. Oakland, CA: IEEE; 1999. pp. 120-132. DOI: 10.1109/ SECPRI.1999.766909

[3] Abraham A, Grosan C, Martin-Vide C. Evolutionary design of intrusion detection programs. International Journal of Network Security. 2007;4(3):328-339. DOI: 10.6633/IJNS.200705.4(3).12

[4] Cannady J. Artificial neural networks for misuse detection. In: Proceedings of the National Information Systems Security Conference (NISSC'98); Washington, DC; 6-9 October 1998. pp. 441-454

[5] Mukkamala S, Janoski G,
Sung AH. Intrusion detection using neural networks and support vector machines. In: Proceedings of the International Joint Conference on Neural Networks (IJCNN'02);
Honolulu, HI; 12-17 May 2002. pp. 1702-1707. DOI: 10.1109/IJCNN.2002.1007774

[6] Kruegel C, Toth T. Using detection trees to improve signature-based intrusion detection. In: Proceedings of the 6th International Workshop on Recent Advances in Intrusion Detection; Pittsburgh, PA; 8-10 September 2003. pp. 173-191. DOI: 10.1007/978-3-540-45248-5_10

[7] Chebrolu S, Abraham A, Thomas JP. Feature deduction of intrusion detection systems. Computers & Security. 2005;**24**:295-307. DOI: 10.1016/j. cose.2004.09.008

[8] Cooper GF, Herskovits E. A Bayesian method for the induction of probabilistic networks from data.
Machine Learning. 1992;9:309-347. DOI: 10.1007/BF00994110

[9] Verma T, Pearl J. An algorithm for deciding if a set of observed independencies has a causal explanation. In: Proceedings of the 8th International Conference on Uncertainty in Artificial Intelligence; Stanford, CA; 1992. pp. 323-330. DOI: 10.1016/B978-1-4832-8287-9.50049-9

[10] Pearl J, Wermuth N. When can association graphs admit a causal interpretation? In: Proceedings of the 4th International Workshop on Artificial Intelligence and Statistics; Fort Lauderdale, FL; 1993. pp. 141-150. DOI: 10.1007/978-1-4612-2660-4_21

[11] Schultz MG, Eskin E, Zadok E, Stolfo SJ. Data mining methods for detection of new malicious executables. In: Proceedings of IEEE Symposium on Security and Privacy (S&P'01); Oakland, CA/Anaheim, CA; 14-16 May 2000. DOI: 10.1109/ SECPRI.2001.924286

[12] Lee W, Stolfo SJ. Data mining approaches for intrusion detection. In: Proceedings of the 7th USENIX Security Symposium; San Antonio, TX; 26-29 January 1998. DOI:10.7916/D86D60P8

[13] Apiletti D, Baralis E, Cerquitelli T, D'Elia V. Characterizing network traffic by means of the NetMine framework.
Computer Networks. 2009;53(6):774-789. DOI: 10.1016/j.comnet.2008.12.011

[14] Mannila H, Toivonen H. Discovering generalized episodes using minimal occurrences. In: Proceedings of the 2nd International Conference on Introductory Chapter: Machine Learning in Misuse and Anomaly Detection DOI: http://dx.doi.org/10.5772/intechopen.92168

Knowledge Discovery in Databases and Data Mining. Portland, OR: ACM; 1996. pp. 146-151

[15] Luo J, Bridges SM. Mining fuzzy association rules and fuzzy frequency episodes for intrusion detection. International Journal of Intelligent Systems. 2000;**15**(8):687-703

[16] Ghosh AK, Wanken J, Charron F.
Detecting anomalous and unknown intrusions against programs. In: Proceedings of the 14th Annual Computer Security Applications Conference (ACSAC'98); Phoenix, AZ; 7-10 December 1998. DOI: 10.1109/ CSAC.1998.738646

[17] Ghosh AK, Schwartzbard A, Schatz M. Learning program behavior profiles for intrusion detection.
In: Proceedings of the 1st USENIX Workshop on Intrusion Detection and Network Monitoring; Santa Clara, CL;
9-12 April 1999. pp. 51-62

[18] Liu Z, Florez G, Bridges SM. A comparison of input representations in neural networks: A case study in intrusion detection. In: Proceedings of the International Joint Conference on Neural Networks (IJCNN'02); Honolulu, HI; 12-17 May 2002. DOI: 10.1109/IJCNN.2002.1007775

[19] Chen WH, Hsu SH, Shen HP. Application of SVM and ANN for intrusion detection. Computers and Operations Research. 2005;**32**(10):2617-2634. DOI: 10.1016/j.cor.2004.03.019

[20] Hu WJ, Liao YH, Vemuri VR. Robust support vector machines for anomaly detection in computer security. In: Proceedings of the International Conference on Machine Learning (ICMLA'03); Los Angeles, CL: CSREA; 23-24 June 2003. pp. 161-167

[21] Liao YH, Vemuri VR. Use of *k*-nearest neighbor classifier for intrusion detection. Computers & Security. 2002;**21**(5):439-448. DOI: 10.1016/S0167-4048(02)00514-X

[22] Warrender C, Forrest S,
Pearlmutter B. Detecting intrusions using system calls: Alternative data models.
In: Proceedings of IEEE Symposium on Security and Privacy; Oakland, CA:
IEEE; 10-14 May 1999. pp. 133-145. DOI: 10.1109/SECPRI.1999.766910

[23] Qiao Y, Xin XW, Bin Y, Ge S. Anomaly intrusion detection method based on HMM. Electronics Letters. 2002;**38**(13):663-664. DOI: 10.1049/ el:20020467

[24] Wang W, Guan X, Zhang X, Yang L. Profiling program behavior for anomaly intrusion detection based on the transition and frequency property of computer audit data. Computers & Security. 2006;**25**(7):539-550. DOI: 10.1016/j.cose.2006.05.005

[25] Soule K, Salamatian K, Taft N.
Combining filtering and statistical methods for anomaly detection.
In: Proceedings of the 5th ACM
SIGCOMM Conference on Internet
Measurement. Berkeley, CA: ACM;
19-21 October 2005. pp. 331-344. DOI:
10.1145/1330107.1330147

[26] Portnoy L, Eskin E, Stolfo S. Intrusion detection with unlabeled data using clustering. In: Proceedings of ACM CSS Workshop on Data Mining Applied to Security (DMSA). Philadelphia, PA: ACM; 2001. pp. 5-8. DOI: 10.7916/D8MP5904

[27] Zhang J, Zulkernine M. Anomaly based network intrusion detection with unsupervised outlier detection.
In: IEEE International Conference on Communications. Istanbul, Turkey:
IEEE; 11-15 June 2006. pp. 2388-2393.
DOI: 10.1109/ICC.2006.255127

[28] Zhang J, Zulkernine M, Haque A. Random forest-based network intrusion detection systems. IEEE Transactions on Systems, Man, and Cybernetics, Part C: Applications and Reviews. 2008;**38**(5):649-659. DOI: 10.1109/ TSMCC.2008.923876

[29] Eskin E. Anomaly detection over noisy data using learned probability distribution. In: Proceedings of the 17th International Conference on Machine Learning (ICML'00). Stanford, CA: ACM; 29 June–2 July 2000. pp. 255-262. DOI: 10.7916/D8C53SKF

[30] Ye N, Li X, Chen Q, Emran SM, Xu M. Probabilistic techniques for intrusion detection based on computer audit data. IEEE Transactions on Systems, Man, and Cybernetics – Part A: Systems and Humans. 2001;**31**(4):266-274. DOI: 10.1109/3468.935043

[31] Feinstein L, Schnackenberg D, Balupari R, Kindred D. Statistical approaches to DDoS attack detection and response. In: Proceedings of DARPA Information Survivability Conference and Exposition. Washington, DC: IEEE; 2003. pp. 303-314. DOI: 10.1109/ DISCEX.2003.1194894

[32] Yamanishi K, Takeuchi JI. Discovering outlier filtering rules from unlabeled data: Combining a supervised learner with an unsupervised learner. In: Proceedings of the 7th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining; Edmonton, Canada; 2001. pp. 389-394. DOI: 10.1145/502512.502570

[33] Yamanishi K, Takeuchi J, Williams G, Milne P. On-line unsupervised outlier detection using finite mixtures with discounting learning algorithms. Data Mining and Knowledge Discovery. 2004;8(3):275-300. DOI: 10.1023/B:DAMI.000002367 6.72185.7c

[34] Mahoney MV, Chan PK. Learning nonstationary models of normal network traffic for detecting novel attacks. In: Proceedings of the 8th ACM SIGKDD International Conference on Knowledge Discovery and Data Mining. Edmonton, Alberta, Canada: ACM; 23-26 July 2002. pp. 376-386. DOI: 10.1145/775047.775102

[35] Ye N, Emran SM, Chen Q, Vibert S. Multivariate statistical analysis of audit trails for host-based intrusion detection. IEEE Transactions on Computers. 2002;**51**(7):810-820. DOI: 10.1109/TC.2002.1017701

[36] Zhang J, Zulkernine M. Anomaly based network intrusion detection with unsupervised outlier detection. In: Proceedings of the IEEE International Conference on Communications (ICC'06); Istanbul, Turkey; 11-15 June 2006. DOI: 10.1109/ICC.2006.255127

[37] Barbara D, Couto J, Jajodia S, Wu N. ADAM: A testbed for exploring the use of data mining in intrusion detection. In: Proceedings of the ACM SIGMOD; Santa Barbara, CL; 2001. DOI: 10.1145/604264.604268

[38] Zhang J, Zulkernine M. A hybrid network intrusion detection technique using random forests. In: Proceedings of the 1st International Conference on Availability, Reliability, and Security (ARES'06). Vienna, Austria: IEEE; 20-22 April 2006. DOI: 10.1109/ ARES.2006.7

[39] Anderson D, Frivold T, Valdes A. Next-generation intrusion detection expert system (NIDES)—A summary. Technical Report SRI-CSL-95-07, SRI; 1995

[40] Agrawal R, Gehrke J, Gunopulos D, Raghavan P. Automatic subspace clustering of high dimensional data for data mining applications. In: Proceedings of ACM SIGMOD. Seattle, WA: ACM; 1998. pp. 94-105. DOI: 10.1145/276305.276314

[41] Sen J, Sengupta I. Autonomous agent-based distributed fault-tolerant

Introductory Chapter: Machine Learning in Misuse and Anomaly Detection DOI: http://dx.doi.org/10.5772/intechopen.92168

intrusion detection system. In: Proceedings of the 2nd International Conference on Distributed Computing and Internet Technology (ICDCIT'05). Bhubaneswar, India: Springer; LNCS Vol. 3186; 22-24 December 2005. pp. 125-131. DOI: 10.1007/11604655_16

[42] Sen J, Chowdhury PR, Sengupta I. An intrusion detection framework in wireless ad hoc network. In: Proceedings of the International Conference on Computer and Communication Engineering (ICCCE'06); KL, Malaysia; 10-12 May 2006

[43] Sen J, Sengupta I, Chowdhury PR. An architecture of a distributed intrusion detection system using cooperating agents. In: Proceedings of the International Conference on Computing and Informatics (ICOCI'06). KL, Malaysia: IEEE; 6-8 June 2006. pp. 1-6. DOI: 10.1109/ ICOCI.2006.5276474

Chapter 2

A New Cross-Layer FPGA-Based Security Scheme for Wireless Networks

Michael Ekonde Sone

Abstract

This chapter presents a new cross-layer security scheme which deploys efficient coding techniques in the physical layer in an upper layer classical cryptographic protocol system. The rationale in designing the new scheme is to enhance securitythroughput trade-off in wireless networks which is in contrast to existing schemes which either enhances security at the detriment of data throughput or vice versa. The new scheme is implemented using the residue number system (RNS), nonlinear convolutional coding and subband coding at the physical layer and RSA cryptography at the upper layers. The RNS reduces the huge data obtained from RSA cryptography into small parallel data. To increase the security level, iterated wavelet-based subband coding splits the ciphertext into different levels of decomposition. At subsequent levels of decomposition, the ciphertext from the preceding level serves as data for encryption using convolutional codes. In addition, throughput is enhanced by transmitting small parallel data and the bit error correction capability of non-linear convolutional code. It is shown that, various passive and active attacks common to wireless networks could be circumvented. An FPGA implementation applied to CDMA could fit into a single Virtex-4 FPGA due to small parallel data sizes employed.

Keywords: residue number system (RNS), RSA cryptography, field programmable gate array (FPGA), subband coding, convolutional coding, CDMA

1. Introduction

Generally, wireless networks consist of low capacity links with nodes that rely on batteries. An efficient communication scheme for such networks should minimize both congestion in the links and control information in the nodes. Security is a critical parameter in wireless applications and any efficient communication scheme has to integrate security vulnerabilities of the system in its implementation. Unfortunately, existing schemes have network security implemented at the upper layer such as the application layer; meanwhile parameters such as congestion, which affect data throughput, are the physical layer. Hence, any attempt to increase the security level in a communication system greatly compromises data throughput. In [1], the authors developed a metric to estimate a timeframe for cyberattacks using the RSA public key cryptography. In the analysis, the authors estimated the attacker's human time in carrying out a successful attack based on the key length.

Such an implementation at the upper layer will curb any security attack at the prescribed time but will greatly compromise data throughput at the physical layer due to the huge modular exponentiation involved in its implementation. In [2], the authors developed a secure and efficient method for mutual authentication and key agreement protocol with smart cards. The implementation, which is based on the constant updating of the password, will involve a considerable amount of control information, which is detrimental to the optimum functioning of the nodes. Research work using different information-theoretic models to develop physical layer security based on the characteristics of the wireless links has been carried out [3, 4]. However, the existing methods for implementing physical layer security under the different information-theoretic security models is expensive and requires assumptions about the communication channels that may not be accurate in practice [5]. Hence any deployment of the physical-layer security protocol to supplement a well-established upper layer security scheme will be a pragmatic approach for robust data transmission and confidentiality [6]. It is in this light that, a new cross-layer approach is presented in this research. Major research efforts have targeted cross-layer implementation of security schemes in wireless networks [7–9]. In this research, the proposed cross-layer security scheme uses signal processing techniques as well as efficient coding and well-established cryptographic algorithm to implement a security scheme, which greatly enhances security-throughput tradeoff, and curb many security threats common to wireless networks.

The rest of the chapter is organized in eight subsequent sections. In Section 2, we present the background knowledge required for the design and implementation of the new cross layer security scheme. This will involve a review of the different techniques used in the development of the new security scheme. The first subsection presents the implementation of the multi-level convolutional cryptosystem. This implementation involves the combination of subband coding and a new nonlinear convolutional coding. Next, a review of the residue number system (RNS) with brief description of the Chinese remainder theorem (CRT) is presented. We conclude the section with an overview of RSA public-key cryptography. Section 3 presents the protocol for the implementation of the new cross layer security scheme. The FPGA-based implementation applied to CDMA using the new layered security scheme will be presented in Section 4. In Section 5, cryptanalysis of the cross-layer security scheme will be carried out in order to quantify the security. Quantification of data throughput is performed in section 6 while different security threats which could be circumvented by the cross-layer security scheme are presented in Section 7. We end the chapter in Section 8 with conclusions of our work.

2. Background

This section presents the background knowledge required for the design and implementation of the new cross layer security scheme. It involves a review of the different techniques used in the development of the new security scheme.

2.1 Multi-level convolutional cryptosystem

The multi-level convolutional cryptosystem constitutes the second stage of implementation at the physical layer. It receives integers from the RNS implemented at the first stage. The multi-level cryptosystem is implemented using subband coding and non-linear convolutional cryptosystem.

2.1.1 Subband coding

The integers from the RNS block are split into different levels of decomposition based on subband coding. Subband coding is implemented using integer wavelet lifting scheme [10, 11]. It is shown in [12] that, a judicious choice of filter banks could result into an integer transform despite the fact that, wavelet transform is an approximation process. A four-tap Daubechies polyphase matrix, which results into integer transforms, is given as follows [12]:

$$P^{new}(z) = \begin{bmatrix} h_e(z) & g_e^{new}(z) \\ h_o(z) & g_o^{new}(z) \end{bmatrix}$$
(1)

where h and g are filter coefficients with suffix e and o denoting even and odd coefficients. The factorization of the polyphase matrix is as follows [12–14].

$$P(z) = \tilde{P}(z) = \begin{bmatrix} 1 & -\sqrt{3} \\ 0 & 1 \end{bmatrix} \begin{bmatrix} \frac{1}{\sqrt{3}} & 0 \\ \frac{\sqrt{3}}{4} + \frac{\sqrt{3} - 2}{4}z^{-1} & 1 \end{bmatrix} \begin{bmatrix} 1 & z \\ 0 & 1 \end{bmatrix} \begin{bmatrix} \frac{\sqrt{3} + 1}{\sqrt{2}} & 0 \\ 0 & \frac{\sqrt{3} - 1}{\sqrt{2}} \end{bmatrix}$$
(2)

(Eq. (2)) forms the basis of integer to integer wavelet transform which in effect is progressive transmission. The factored coefficients $h_1 = -\sqrt{3}$, $h_2 = \frac{\sqrt{3}}{4}$, $h_3 = \frac{\sqrt{3}-2}{4}$, $h_4 = \frac{\sqrt{3}+1}{\sqrt{2}}$, $h_5 = \frac{\sqrt{3}-1}{\sqrt{2}}$ are used to compute the approximate and detail sequences. In such transmission, the original data is split into two portions, namely approximate and detail sequences. The detail sequence is transmitted while the approximate sequence is further split into two halves. The process is repeated until the final data point. Using (Eq. (2)), the approximate, a_n and the detail, d_n sequences could be computed as follows [12, 15]:

$$\begin{aligned} |a_{n}|_{m_{j}} &= \left| \left| \left| |x_{2l} h_{1}|_{m_{j}} + x_{2l-1} \right|_{m_{j}} \cdot h_{2} \right|_{m_{j}} + x_{2l-1} \right|_{m_{j}} \\ |d_{n}|_{m_{j}} &= \left| \left| |x_{2l} h_{1}|_{m_{j}} + x_{2l-1} \right|_{m_{j}} + a_{n-1} \right|_{m_{j}} \end{aligned}$$
(3)

where a_n and d_n are the approximation and detail sequences of wavelet coefficients of the nth sample. The subsequent transmissions are fed into the non-linear convolutional coding block as depicted in **Figure 1** for the first level kth detail and




Figure 1. Synopsis for the computation of the kth coefficients for the 1st and 2nd levels of decomposition.




Figure 2.

The first stage of the inverse transform.

approximation sequences [12, 15]. The processing blocks (PEs) shown in the figure depicts the computations of (Eq. (3)).

The final decomposition level which comprises one data point will give one approximation coefficient and one detail coefficient.

At the destination, the inverse wavelet transform is performed to obtain the successive approximation sequences. (Eq. (3)) is used to perform the inverse transform by reversing the operations for the forward transform and flipping signs [12, 15]. The process starts with the approximation and detail coefficients a_0 and d_0 respectively obtained at the final decomposition level of the forward transform. The first stage of the inverse transform is shown in **Figure 2** [12, 15].

The (\uparrow 2) symbol represents upsampling by 2, which means that zeros are inserted between samples while H₂ and H₃ are the filter coefficients used in (Eq. (3)).

2.1.2 Nonlinear convolutional cryptosystem

A major advantage of symmetric cryptography is the ability of composing primitives to produce stronger ciphers although on their own the primitives will be weak. Hence, the vulnerable convolutional code block will be cascaded into different stages using the product ciphers obtained from the S-box and P-box to form a non-linear convolutional cryptosystem.

- **Key generation:** The specifications of the private keys used in the implementation of the cascaded convolutional cryptosystem are as follows [12, 15, 16]:
 - a. States of each transducer or convolutional code block in the cascade given by the contents of the sub-matrices in the generator matrix;
 - b. The transition functions. These are mappings used to compare the input bits and present state and switches to the appropriate next state;
 - c. n-bit S-boxes. They are used to shuffle the output bits.
 - d.n-bit P-boxes. They are used for the different permutations per level of decomposition.

For illustrative purposes, an (8, 8, 2) convolutional encoder will be considered to demonstrate the keys generation process.

2.1.2.1 States of convolutional code block or transducer

For an 8×8 matrix, there are at least 2^{16} ways or keys in which the connections of a register to the modulo-2 adder could be made. A possible key which gives the contents of the 8×8 matrix are shown in (Eq. (4))

The generator matrix is used to specify the following set of 8 vectors.

$X(7) := A1(7) \oplus A3(7);$	$X(6) := A1(7) \oplus A1(6) \oplus A3(6).$
$X(5) := A1(5) \oplus A3(5) \oplus A3(6);$	$X(4) := A1(4) \oplus A3(4) \oplus A3(5).$
$X(3) := A1(3) \oplus A3(3) \oplus A3(4);$	$X(2) := A1(2) \oplus A3(2) \oplus A3(3).$
$X(1) := A1(1) \oplus A3(1);$	$X(0) := A1(0) \oplus A3(0).$

It should be recalled that, for an (n,k,L) convolutional encoder, each vector has Lk dimensions and contains the connections of the encoder to the modulo-2 adder.

The structure of the (8, 8, 2) convolutional encoder is shown in **Figure 3** with A2, A3 representing the registers M_1^1 , M_2^1 while A1 represents the input data.

2.1.2.2 The transition functions

For an (8,8,2) convolutional code, there are $2^8 = 256$ mappings or keys. There are two sets of transition functions denoted as f_1 for the two possible states.

For example, a transition function that compares input data to state 1 and remains in state 1 is given as follows:

$$\begin{split} f_1(1,\{[0000000],[0000001],[0000010],[0000010],[0000011],[00000100],\\ [00000101],[00000110],[00000111]\}) = \{1\} \end{split} \tag{5}$$

In (Eq. (5)), if the input data is any of the sequences {[0000000], [00000001], [00000010], [00000011], [00000100], [00000101], [00000110], [00000111]}, the present state of the transducer which is state 1 is retained.




Figure 3. *Structure of an (8, 8, 2) convolutional encoder.* A transition function that compares input data to state 1 and switches to state 2 is given as follows:

$$f_1(1, \{[00001000], [00001001], [00001010], [00001011], [00001100], \\ [00001101], [00001110], [00001111]\}) = \{2\}, \tag{6}$$

In (Eq. (6)), if the input data is any of the sequences {[00001000], [00001001], [00001010], [00001011], [00001100], [00001101], [00001110], [00001111]}, the present state of the transducer which is state 1 is changed to state 2.

At the destination, the transition functions are similar to those for the encoder at the source but change roles. The transition functions are very critical in the implementation of convolutional cryptosystem since it accounts for its dynamic nature, hence an increase in security level.

2.1.2.3 S-box entries

For an (8,8,2) convolutional code, using 2-bit shuffling boxes, there are 16 Sboxes or keys. For higher n-bit shuffling boxes, the number of keys increases, for example 8-bit shuffling boxes will give 2^8 keys. The four 2-bit S-boxes used to illustrate the scheme are shown in **Table 1**. Given an 8-bit data sequence as [A₇, A₆, A₅, A₄, A₃, A₂, A₁, A₀], the look-up S-box, Sub_{1,1} is used to shuffle the first pair of bits, [A₇, A₆], Sub_{1,2} is used to shuffle the second pair [A₅, A₄], Sub_{1,3} is used to shuffle the third pair [A₃, A₂], and Sub_{1,4} is used to shuffle the last pair [A₁, A₀].

2.1.2.4 P-box entries

The interconnections between inputs and outputs are implemented using a permutation set look-up table. For an (8,8,2) code, the eight (08) inputs and outputs could be permuted or interconnected in at least $7^7 = 823,543$ ways. A permissible permutation is shown in **Table 2** [12, 15].

Input	00	01	10	11
output	00	11	10	01
L	Su	b _{1,1}	I	L
Input	00	01	10	11
output	10	01	00	11
	ub ₁₃			

Table 1.2-bit shuffle look-up-table.

Input	1	2	3	4	5	6	7	8
Output	8	7	6	5	4	3	2	1

Table 2.

Input-output interconnect look-up-table for encoder.




Figure 4. Initial structure of the cascade before encoding.

After the specification of the keys, the vulnerable convolutional code block will be cascaded into different stages using the product ciphers obtained from the S-box and P-box. Using two (02) stages, a non-linear (8, 8, 2) 2-cascaded is as shown in **Figure 4**.

In **Figure 4**, Sub_{1,1}, Sub_{1,2}, Sub_{1,3} and Sub_{1,4} are S-boxes used for pairwise bit shuffling and the input vector to the first transducer, $\{X_7, X_6, X_5, X_4, X_3, X_2, X_1, X_0\}$ is the output set from the subband encoding block while the output vector $\{Y_7, Y_6, Y_5, Y_4, Y_3, Y_2, Y_1, Y_0\}$ is the ciphertext from the second transducer stage.

It is worth noting that the security level could be greatly increased by increasing the number of stages to be cascaded.

2.2 Residue number system (RNS)

The residue number system uses the Chinese remainder theorem (CRT) to compute unknown values from the remainders left or residues when unknown values are divided by known numbers.

The modular Chinese remainder theorem states that [17, 18]:

Assume $m_1, m_2, ..., m_N$ are positive integers, relatively prime pairs: $(m_i, m_k) = 1$ if i # k. Let $\{b_1, b_2, ..., b_N\}$ be arbitrary integers, then the system of simultaneous linear congruence

$$x_1 = b_1 \;(mod\;m_1) - - - x_N = b_N \;(mod\;m_N) \tag{7}$$

Authentication and non-repudiation	Confidentiality
Choose plaintext X.	Choose plaintext X.
Compute $X_s \equiv X^d \pmod{m}$	Use Bob's public key (m, e) to
Send (X, X _s) to Alice. X _s is the RSA digital signature of	compute
message, X	$C \equiv X^e \pmod{m}$.
-	Send ciphertext, C to Bob

Table 3.

Summary of security services of RSA public-key cryptography.

has exactly one solution modulo the product m_1 , m_2 , ..., m_N . The solution to the simultaneous linear congruence is formally given as [15, 17, 18].

$$|\mathbf{x}|_{\mathbf{M}} = \left| \sum_{j=1}^{\mathbf{L}} \hat{\mathbf{m}}_j \left| \frac{\mathbf{x}_j}{\hat{\mathbf{m}}_j} \right|_{\mathbf{m}_j} \cdot \mathbf{x}_j \right|_{\mathbf{M}}$$
(8)

where $\hat{m}_j = \frac{M}{m_j}$ and $M = \prod_{j=1}^N m_{j.}$

(Eq. (8)) establishes the uniqueness of the solution. In this research, the integers $T_j = \lfloor \frac{x_j}{\hat{m}_j} \rfloor$ often referred to as the multiplicative inverses of \hat{m}_j are computed a priori by solving the linear congruence in (Eq. (7)). In other words, if $M_j = M/m_j$, then the multiplicative inverses, T_j are computed by solving the congruence $T_jM_j = 1 \pmod{m_j}$.

2.3 RSA public-key cryptography

- Key creation
 - Choose secrete primes p and q and compute m = p.q
 - Choose encryption exponent, e
 - Compute d satisfying e.d \equiv 1 mod ((p 1). (q 1)).
 - Public key: (m, e) and Private key: d
- Security services achieved using RSA cryptography are authentication and non-repudiation based on digital signatures and confidentiality based on encryption. Implementation of these services are summarized in **Table 3**

3. Protocol of implementation of cross-layer security scheme

The new scheme is implemented at the application and physical layers. The detail operations of the application and physical layers at the source and destination are as follows:

- Source:
- Application layer:

a. Traditional RSA encryption

- Physical layer:
 - a. Step 1: Residue number system (RNS) converts the message points into residues based on the moduli set;

b. Step 2: RNS-based RSA ciphertext is converted into different levels of decomposition using subband coding;
c. Step 3: Symmetric encryption using Convolutional cryptosystem;

At the destination, the entire process is reversed starting with convolutional decoding at the physical layer and ending with RSA decryption at the application layer.

3.1 Illustrative example

Consider an arbitrary array of integers for plaintext as follows {398, 453, 876, 200, 356, 165, 265, 897}.

- Source
 - Application layer: Traditional RSA encryption

a. Primes, p = 13; q = $37 \Rightarrow$ n = p. q = 481

b. Encryption key, e = 5

c. Decryption key: e. d \equiv 1 mod (432) \Rightarrow d = 173

Array due to RSA encryption is given as {151, 293, 252, 135, 304, 315, 265, 182}

- Physical layer:
 - a. Step 1: Moduli set of {107, 109, 113} is used to convert the RSA ciphertext into 8-bit data point arrays. The residue set, r_1 for $m_1 = 107$ is as follows:
 - $r_1 = \{44, 79, 38, 28, 90, 101, 51, 75\}$
 - b. Step 2: Subband coding is performed to split residues obtained using moduli set into three levels of decomposition since m = 8 = 2³ data points are used. Subband coding is basically down sampling by 2 using (Eq. (3)). The corresponding arrays for the first level of decomposition are as follows:

 $r_{11} = \{-9, -48, -79, -27\}; - r12 = \{-9, -42, -75, -21\}; - r13 = \{-9, -30, -67, -9\}$

Note that r_{11} refers to first level of decomposition array for modulus, $m_1 = 107$ and the first element is obtained using (Eq. (3)) with integer lifting filter coefficients set, $h = \{2, 0, 0\}$ as follows: $r_1(1) - 2 \times r_1(0) = 79 - 2 \times 44 = -9$.

The same procedure is performed for the second and third levels of decomposition.

c. Step 3: **Table 4** summarizes the manual computation of the encryption and decryption process of the convolutional cryptosystem for the data $r_{11}(0) = -9$ from the subband encoding stage based on the entries of the product cipher and combinational logic of the non-linear (8,8,2) 2-cascaded convolutional transducer in **Figure 4**.

- Destination
 - Physical layer:

The entire process is reversed starting with convolutional decoding at the physical layer which was illustrated in **Table 4**.

a. Subband decoding: It involves upsampling and the use of quadrature mirror filter (QMF) bank as depicted in **Figure 5** [12, 13]


The (\uparrow 2) symbol represents upsampling by 2, which means that zeros are inserted between samples. The QMF bank are the coefficients derived from the 4-tap Daubechies filter bank [12, 13, 19]. Hence, using upsampling and the QMF bank coefficients the residue sets r₁, r₂ and r₃ are retrieved.


Figure 5 will be used to perform a numerical illustration of subband decoding for the first level of decomposition of the array of modulus $m_1 = 107$ to obtain approximation coefficients a_1 .

The moduli sets obtained from subband encoding for the three levels of decomposition for $m_1 = 107$ are as follows:

- Level 3: $r_{31} = \{2, 44\}$; - Level 2: $r_{21} = \{-50, -20\}$; - Level 1: $r_{11} = \{-9, -48, -79, -27\}$.

For subband decoding, the entire process is reversed with level 3 of encoding becoming level 1 for decoding.





 r_{31} from subband encoding namely $a_0 = 2$ and $d_0 = 44$ is used. From **Figure 5**, upsampling performed on the approximation, a_0 and detail, d_0 data points gives the sets $y_1 = \{2, 0\}$ and $z_1 = \{44, 0\}$ respectively. Using 4-tap Daubechies integer lifting filter coefficients set, $h = \{2, 0, 0\}$ we have.

$$\begin{split} &w_1(0) = z_1(0) - h(2)^* y_1(0) - h(3)^* y_1(1) = 44 - 0 - 0 = 44 \\ &w_1(1) = z_1(1) - h(2)^* y_1(0) - h(3)^* y_1(1) = 0 - 0 - 0 = 0 \\ &a_1(0) = y_1(0) - h(1)^* w_1(0) = 2 - 2^* 44 = -86 \\ &a_1(1) = y_1(1) - h(1)^* w_1(1) = 0 - 2^* 0 = 0 \end{split}$$

Hence the first level approximation data points, a_1 are obtained as follows. $a_1(0) = w_1(0) = 44$ and $a_1(1) = w_1(1) + z_1(0) = 0-86 = -86$ $\Rightarrow a_1 = \{44, -86\}.$

The process is repeated to obtain the second and third levels approximation data points. The third level approximation data points, a_3 should be equal to residue set, r_1 obtained from the RNS-based RSA ciphertext using the modulus, $m_1 = 107$.

b. RNS-based Chinese Remainder Theorem (CRT): It is applied to the residue sets r_1 , r_2 and r_3 .

(Eq. (8)) will be used to retrieve the RSA ciphertext from the residue sets. Using (Eq. (8)) and moduli set, $m = \{107, 109, 113\}$ to compute the first data point of the ciphertext set we have.

$$\begin{aligned} \mathbf{X} &\equiv (\mathbf{r}_{11} \times \hat{m}_1 \times \mathbf{T}_1) \; (\mathbf{r}_{21} \times \hat{m}_2 \times \mathbf{T}_2) \; (\mathbf{r}_{31} \times \hat{m}_3 \times \mathbf{T}_3) (\text{mod } \mathbf{M}) \\ &\equiv ((44 \times 12, 317 \times 9) \;\; + \; (42 \times 12, 091 \times 68) \;\; + \; (38 \times 11, 663 \times 33)) (\text{mod } 1, 317, 919) \\ &\Rightarrow \mathbf{X} = \mathbf{151} \end{aligned}$$

The same process is repeated to obtain all the other data points of the RSA ciphertext set. The RSA ciphertext set is fed to the RSA decryption block at the application layer.

Application layer: RSA decryption

Decryption of the first data point is given as $M = 151^{d} \mod n = 151^{173} \mod 481 = 398$ which represents the original data which was sent at the source.

The same process is repeated to obtain all the other data points of the plaintext set.




Figure 5. *The first two stages of the wavelet inverse transform.*

4. FPGA implementation of security scheme applied to CDMA

In this section, FPGA implementation of new scheme applied to CDMA, the new VHDL code package to implement A mod n operations, synthesis report and behavioral simulation results will be presented.

4.1 FPGA implementation of new scheme applied to CDMA

Code division multiple access (CDMA) enables several users to transmit messages simultaneously over the same channel bandwidth in such a way that each transmitter/ receiver user pair has its own distinct signature code for transmitting over the common channel bandwidth. This distinct signature is ensured by using spread spectrum techniques whereby the message from each user is transmitted using orthogonal waveforms. In orthogonal signaling, the residues are mapped to orthogonal waveforms which constitute the CDMA signal [20]. The orthogonal waveforms used in this research are Walsh functions.

Considering an (8, 8, 2) multi-level cryptosystem for illustrative purposes, the mapping process will involve $M = 2^8 = 256$ orthogonal waveforms. Using the dynamic range of (-128, 126), a set of $M = 2^8 = 256$ orthogonal waveforms is required to completely represent all the integers or symbols. Based on this, the corresponding Hadamard matrix obtained from the procedure elaborated in [21] is as follows:

$$\begin{array}{rcl} H_{256} &=& H_{128} \otimes H_{128} \\ &=& \begin{pmatrix} H_{128} & H_{128} \\ \\ H_{128} & \overline{H}_{128} \end{pmatrix} \end{array}$$

The H₂₅₆ matrix is a large matrix comprising of 256 rows and 256 columns. The Hadamard matrix results into a multi–dimensional array. Multi–dimensional arrays are arrays with more than one index. Multi–dimensional arrays are not allowed for hardware synthesis. One way around this is to declare two one–dimensional array types. This approach is easier to use and more representative of actual hardware. The VHDL code used to declare the two one–dimensional array types is shown in **Figure 6** [22].

The other operations in the hardware Walsh function generator implementation are trivial since they involve modulo–2 addition with built–in operators in VHDL code to handle such operations.

4.2 New VHDL code package

In this research, a new algorithm is presented which implements modular exponentiation without the use of the Montgomery algorithm. A package is developed in the VHDL code to extract residues similarly to the X mod N operation for any randomly generated data. Meanwhile, the large operand lengths which resulted

> Subtype Depth_Typ is Integer range 0 to 255; Subtype Width_Typ is Integer range 255 downto 0; Subtype Data_Typ is Bit_vector (Width_Typ); Type Memory_Typ is array (Depth_Typ) of Data_Typ;

Figure 6. VHDL code for synthesizable 256×256 Hadamard matrix.

from the modular exponentiation are reduced using binary exponentiation and the RNS.

The principle used to develop the package is as follows:

To perform the x = X mod N calculation where X has a large operand length of b bits say b = 1024 bits and N is modulus of small operand length of b_1 bits say $b_1 = 8$ bits, the following steps are used:

- 1. X is converted to binary equivalent;
- 2. The b_1 least significant bits of the b bits of X are chosen;
- 3. The integer equivalent, x_1 of the chosen b_1 bits is determined;

4. The residue, x = X mod N is obtained from the following equation;

$$\mathbf{x} = \mathbf{x}_1 + \left(2^{b_1 - 1} - \mathbf{N}\right) \times \frac{\mathbf{X}}{2^{b_1 - 1}} \tag{9}$$

5. If the residue, x is greater than the modulus, N the process is iterated until the residue is less than the modulus.

(Eq. (9)) forms the basis for the x = X mod N calculation.

Based on this new algorithm which implements modular exponentiation without the use of the Montgomery algorithm, the entire physical layer security scheme could fit into a single FPGA chip.

4.3 Behavioral simulation and synthesis report

In order to verify the performance of the proposed architecture, a VHDL programme was written and implemented on a Xilinx Virtex-4 FPGA chip (device: xc4vlx 200, package: ff 1513, speed grade – 11) [22]. Sixteen (16) randomly generated integers were fed into the FPGA. For this value, the number of bonded IOBs is 760 out of 960 resulting to 79% resource used. The behavioral simulation results for array {39,870, 45,378, 87,654, 20,087, 35,689, 16,592, 564, 276,509, 89,732, 56,287, 4527, 89,065, 4321, 7654, 5489, 512} using moduli set {111, 115, 119} are displayed in [15].

In [15], the complete synthesis report showing device utilization summary is presented. Due to the additional implementation of orthogonal signaling compared to the implementation in [15], the following parameters are different compared to results displayed in [15]:

The device utilization summary is as follows:

- Number of slices: 5411 out of 89,088 6%
- Number of slice flip flops: 60 out of 178,176 0%
- Number of four input LUTs: 7452 out of 178,176 4%
- Total REAL time to Router completion: 24 min 7 s.
- Total REAL time to place and route (PAR) completion: 24 min 41 s.
- Pin delays less than 1.00 ns: 21928 out of 30,651 71.5%.

5. Cryptanalysis of cross-layer scheme

The cryptanalysis will be performed separately at the application and physical layers and later combined in the cross-layer scheme to demonstrate the high security level of the new scheme compared to separate implementations.

5.1 Cryptanalysis at the application layer

The RSA public key cryptography is implemented at the application layer. The most successful method to break the RSA cryptosystem is the Number Field Sieve (NFS) method used for partial key exposure attacks. The NFS is based on a method known as "Fermat Factorization": one tries to find integers x, y, such that $x^2 \equiv y^2 \mod n$ but $x \neq \pm y \mod n$ [12]. We assume that the two primes p and q should be close and approximately equal to the square root of n, where n = p.q. If one of the integers could be written as x = (p + q)/2 then number of steps, S₁ required to determine the other integer, y could be computed as follows [23].

$$S_1 = \frac{p+q}{2} - \sqrt{n} = \frac{\left(\sqrt{q} - \sqrt{p}\right)^2}{2} = \frac{\left(\sqrt{n} - p\right)^2}{2 p}$$
(10)

It is partial key exposure attack since the number of steps, S_1 required for the attack depends on one of the primes.

Table 5 gives a summary of the number of steps required to break the traditional RSA cryptography implemented at the application layer using Fermat Factorization.

5.2 Cryptanalysis at the physical layer

Security at the physical layer is ensured by the multi-level convolutional cryptosystem which encrypts already encrypted data emanating from the RNS-based RSA. The cryptanalysis of the multi-level convolutional cryptosystem will be based on the ciphertext-only attack whereby, it is assumed that the attacker knows ciphertext of several messages encrypted with the same key and/or several keys. The keys used in the encryption are those mentioned in Section 2.1.2 for the nonlinear (8, 8, 2) 2-cascaded convolutional cryptosystem.

It is shown in [12] that, for an (n, k, L) convolutional code, each generator matrix reveals at most p - k - 1 values of a private parameter, using Gaussian elimination for p blocks of input data. Hence, if q is the number of states, then to completely break the (k, k, L) N-cascaded cryptosystem, the minimum number of plaintext-ciphertext pairs (u, v) required is [12].

Operand key length	Total number of steps	
16-bit	1	
32-bit	1	
64-bit	$1.8 imes 10^8$	
128-bit	$8.0 imes 10^{17}$	
256-bit	$1.26 imes 10^{25}$	
512-bit	2.53×10^{63}	
1024-bit	$3.3 imes 10^{140}$	

Table 5.

Number of steps required to break the traditional RSA.

$$S_2 = \left\{ \left[p \cdot \left[\frac{q \cdot 2^k}{p - k - 1} \times \frac{q \cdot 2^k}{p} \times \frac{k!}{p} \times \frac{1}{p} \times \left(\frac{k}{2}\right)^2 \times 2^2 \right] \right]^N \right\}$$
(11)

For an (8, 8, 2) 2-cascaded cryptosystem, k = 8 and the least number of plaintext-ciphertext blocks required is p = 10 due to the number of rows and columns in the generator matrix. Assuming q = 2 states, S₂ could be as

$$S_{2} = \left\{ \left[10. \left[\frac{2.2^{8}}{10 - 8 - 1} \times \frac{2.2^{8}}{10} \times \frac{8!}{10} \times \frac{1}{10} \times \left(\frac{8}{2}\right)^{2} \times 2^{2} \right] \right\} = 7.8 \times 10^{34} \quad (12)$$

Table 6 gives a summary of the number of steps required to break the (8, 8, 2) 2-cascaded cryptosystem using ciphertext-only attack.

5.3 Cryptanalysis of the new cross-layer security scheme

At the upper layer, huge key lengths such as 1024 bits and 2048 bits are used to implement the RSA. Such implementations will greatly compromise throughput at the physical layer due to modular exponentiation. Hence, the main objective of the new cross-layer security scheme is to increase security level at the physical layer despite the small valued data points transmitted derived from the RNS-based RSA in order to enhance throughput. Cryptanalysis is performed on the small residue RSA encrypted values. The analysis will be based on partial key exposure and ciphertext-only attacks at the physical layer for eavesdropper who could wiretap the transmitted data. The number of steps, S required to break the new cross-layer security scheme should be a product of S_1 and S_2 given as [12].

$$S = S_1 \cdot \left\{ \left[p \cdot \left[\frac{q \cdot 2^k}{p - k - 1} \times \frac{q \cdot 2^k}{p} \times \frac{k!}{p} \times \frac{1}{p} \times \left(\frac{k}{2} \right)^2 \times 2^2 \right] \right\}^N \right\}$$
(13)

Table 7 gives a summary of the number of steps required to break the new cross-layer security scheme by using partial key exposure attack and ciphertext-only attacks for different cascaded stages.

Comparing **Tables 5–7**, it can be seen that high security levels comparable to the traditional 1024-bit RSA implemented at the upper layer could be attained using short operand key lengths of 128 bits and 256 bits for cross-layer security

Operand key length	Total number of steps
8-bit	$7.8 imes10^{34}$
16-bit	2.1×10^{57}
32-bit	$1.4 imes10^{57}$
64-bit	$1.5 imes 10^{62}$
128-bit	$6.1 imes 10^{71}$
256-bit	9.87×10^{87}
512-bit	$2.68 imes 10^{112}$
1024-bit	1.42×10^{134}

Table 6.

Number of steps required to break the (8, 8, 2) 2-cascaded cryptosystem.

Operand key length		Total number of steps	
	N = 2	N = 3	N = 4
16-bit	2.1×10^{57}	9.6×10^{85}	4.4×10^{114}
32-bit	1.4×10^{57}	5.2×10^{85}	1.9×10^{114}
64-bit	1.5×10^{62}	1.8×10^{93}	2.3×10^{124}
128-bit	6.1×10^{71}	4.8×10^{107}	3.7×10^{143}
256-bit	9.87×10^{87}	9.8×10^{131}	9.7×10^{175}
512-bit	2.68×10^{112}	4.4×10^{168}	7.2×10^{224}

Table 7.

Number of steps required to break the cross-layer security scheme.

implemented at the physical layer. It is worth noting that, the security level could be much higher compared to the values displayed in **Table 7** if the S-boxes were implemented using 4-bit and 8-bit shuffling instead of the aforementioned 2-bit shuffling.

6. Data throughput quantification

The data throughput, T could be given as [24].

$$\mathbf{T} = \mathbf{R} (\mathbf{1} - \mathbf{P}_{\mathbf{e}})^{\mathbf{N}} \tag{14}$$

where P_e is the bit error probability, N is the number of bits in the block length and R is a fixed transmission rate for the frames. For $P_e << 1$, the throughput could approximate to

$$T \cong R(1 - NP_e) \tag{15}$$

From (Eq. (15)) it could be seen that, for a fixed transmission rate, R the throughput, T could be increased by either minimizing N or P_e . In this section, it will be shown how convolutional coding could be used to achieve both conditions through orthogonal signaling and forward error correction respectively.

6.1 Coded orthogonal signaling

It is shown in [16, 25] that, for coded orthogonal signaling, the bit error probability to transmit k-bit symbols is as follows:

$$P_{b} \leq \left(\frac{2^{k-1}}{2^{k}-1}\right) \left| \sum_{3}^{2^{k}} a_{d} \left[\frac{4\left(1+\frac{k}{L}\overline{\gamma}_{b}\right)}{\left(2+\frac{k}{L}\overline{\gamma}_{b}\right)^{2}} \right]^{L}$$
(16)

where a_d denotes the number of paths of distance d from the all-zero path which merge with the all-zero path for the first time and $d_{free} = 3$ in this case, is the minimum distance of the code. d_{free} is also equal to the diversity, L. $\overline{\gamma}_b$ is the average signal-to-noise ratio (SNR) per bit [25]. For each convolutional code, the transfer function is obtained and the sum of the coefficients { a_d } calculated.

For illustrative purposes, the transfer function, T(D) of smaller convolutional codes such as (2, 2, 2) and (4, 4, 2) will be used.

The transfer function T(D) for the (2, 2, 2) code is given as follows [16]:

$$T(D) = D^3 + 2 D^4 + - - -$$
(17)

The transfer function for the (4, 4, 2) code is given as follows [16]:

$$T(D) = D^{3} + 2D^{4} + 3D^{5} + 5D^{6} + 9D^{7} + 16D^{8} + 28D^{9} + 49D^{10} + 85D^{11} + - - -$$
(18)

For both the (2, 2, 2) code and the (4, 4, 2) code, $d_{free} = L = 3$. Using the values of L and {a_d}, the probability of a binary digit error, P_b as a function of the SNR per bit, $\overline{\gamma}_{b}$ is shown in **Figure 7** for k = 2 and 4 [16].

The curves illustrate that, the error probability increases with an increase in k for the same value of SNR. Hence, better performance for wireless transmission should involve lower order codes and many independent parallel channels rather than higher order codes with fewer independent parallel channels. Hence, high data throughput could be attained by using small number of bits in the block length, N.

6.2 Forward error correction (FEC) code

The Viterbi algorithm [25] is the most extensively decoding algorithm for Convolutional codes and has been widely deployed for forward error correction in wireless communication systems. In this sub-section Viterbi algorithm will be applied to the non-linear convolutional code. The constraint length, L for a (n,k,m) convolutional code is given as L = k(m-1). The constraint length is very essential in convolutional encoding since a Trellis diagram which gives the best encoding representation populates after L bits. Hence to encode blocks of n bits, each block has to be terminated by L zeros (0 s) before encoding.




Figure 7. Performance of coded orthogonal signaling for k = 2 and k = 4.




Figure 8.

2-stage non-linear (4,2,3) convolutional code.

For illustrative purposes, a non-linear (4,2,3) convolutional code will be used to demonstrate encoding and Viterbi decoding. A possible non-linear (4,2,3) convolutional code showing mod-2 connections and the product cipher is shown in **Figure 8**.

6.2.1 Example: encode/decode the message M = 10,011

· Encoding process

The constraint length, L = k(m-1) = 2(3-1) = 4.

Hence 4 zeros will be appended to message M before encoding. The modified message becomes M' = 10110000. Transition tables in appendix are used to encode the modified message.

- a. Using transition tables in appendix, the transmitted sequence from the 1st stage is given as $T_{\rm in}$ = 10 01 01 11
- b.S-box output is given as S = 00 11 11 01
- c. P-box output is given as P = 00 11 11 10
- d.Transmitted sequence into the 2nd stage is given as P = 00 11 11 10
- e. Using transition tables in appendix, the final transmitted sequence which is the output bits from the 2nd stage is given as T_{out} = 0000 1111 0101 1001
- Viterbi decoding process

In performing the Viterbi algorithm, a bit in the sequence T_{out} will be altered. Let the received sequence be T_R = 1000 1111 0101 1001 instead of T_{out} = 0000 1111 0101 1001. The Viterbi algorithm applied to the 2nd stage is summarized in **Table 8**.

Incoming	Input	Output	Output	Present	Cumulative
bits	State	bits	state	metric	metric
	0000	00000	0 >0000	3	3
1000	0000	0011	0010	1	1
	0000	1100	1000	3	3
	0000	1111	1010	1	1
	0000	0000	0000	0	3
	0000	0011	0010	2	5
	0000	1100	1000	2	5
1111	@~>>	1111 1	1010	4	7
	1000	1000	0100	1	4
	1000	1011	0110	3	6
	1000	0100	1100	1	4
	1000	0111	1110	3	6
	1010	1010	0101	0	7
0101	1010	1001	0111	2	9
	1010	0110	1101	2	9
	(1010)	0101	1 (1111)	4	11
	1111	0101	0101	2	13
1001	1111	0110	0111	0	11
	(111)-	1001 1	2>1101	4	15
	1111	1010	1111	2	13

 Table 8.

 Viterbi algorithm applied to 2nd stage of (4,2,3) code.

Incoming bits	Input State	Output bits	Output state	Present metric	Cumulative metric
	0000	00	0000	1	1
10	0000	01	0010	0	0
	0000	10 10	->1000)	2	2
	0000	11	1010	1	1
	1000	10	0100	0	2
01	1000	11	0110	1	2
	1000	00	1100	1	3
	(1000)~	11 01	-71110	2	4
	(110)-	00 01	×0101	2	6
01	1110	00	0111	1	5
	1110	11	1101	1	5
	1110	10	1111	0	4
	@101~	00 11	$\rightarrow 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0$	2	8
11	0101	10	0010	1	7
	0101	01	1000	1	7
	0101	00	1010	0	6

Table 9.

Viterbi algorithm applied to 1st stage of (4,2,3) code.

The bits above the arrows will constitute the retrieved sequence from the 2nd stage. Hence, the retrieved sequence is given as, $R_1 = 00$ 11 11 10. This sequence is fed to the P-box.

- P-box output is given as P1 = 00 11 11 01. Sequence, P1 is fed to the S-box
- S-box output is given as S1 = 10 01 01 11

Sequence, S1 is fed into the 1st stage to retrieve the final correct message. The Viterbi algorithm applied to the 1st stage is summarized in **Table 9**.

For a good trellis, the final state is the all-zero state as seen in the winning path in **Table 9**. The final received sequence is identical to the original transmitted message of M' = R_{final} = 10110000 despite the first bit error. Hence, using the non-linear convolutional code, the error bit was identified and corrected. The forward error correction capability will therefore enhance throughput, since the bit error rate, P_e is reduced.

7. Security attacks in wireless networks

Most attacks in wireless networks are classified into two categories: passive and active. Passive attacks such as eavesdropping and traffic analysis do not interfere with normal network operations as opposed to active attacks. Some of the attacks could be circumvented by the cross-layer security scheme presented in this research due to the following characteristics inherent in its implementation:

- RSA cryptographic algorithm at the upper layer: **Table 3** summarized the security services, which could be achieved by implementing RSA cryptography such as authentication, non-repudiation and confidentiality. These services are essential network security requirements which are vital in curbing attacks such as eavesdropping, masquerade attack and information disclosure since there will be a possibility of not attaining the final all-zero state if message is modified.
- Convolutional cryptosystem at the physical layer: The different keys generated are essential in ensuring confidentiality while the forward error correction capability is essential in curbing message modification attack.

Other attacks such as denial of service and replay attack could be circumvented if the cross-layer security scheme is associated with Transmission Control Protocol (TCP).

8. Conclusions

In this chapter, we have described a new cross-layer security scheme which has the advantage of enhancing both security and throughput as opposed to existing schemes which either enhances security or throughput but not both. The new scheme is implemented using the residue number system (RNS), non-linear convolutional coding and subband coding at the physical layer and RSA cryptography at the upper layers. By using RSA cryptography, the scheme could be used in encryption, authentication and non-repudiation with efficient key management as opposed to existing schemes, which had poor key management for large wireless networks since their implementation, was based on symmetric encryption techniques. Results show that, the new algorithm exhibits high security level for key sizes of 64, 128 and 256 bits when using three or more convolutional-cascaded stages. The security level is far above the traditional 1024-bit RSA which is already vulnerable. The vulnerability of 1024-bit RSA has led to the proposal of implementing higher levels such as 2048-bit and 4096-bit. These high level RSA schemes when implemented will greatly compromise throughput due to modular exponentiation. Hence the usefulness of a scheme such as the one presented in this chapter. In addition, Viterbi algorithm was performed for the new non-linear convolutional code in order to highlight the error correction capability. It was shown that, by using error correction codes on many small block lengths compared to one huge block length, throughput increases. Hence non-linear convolutional code is very critical in the implementation of the new scheme, since it contributes in enhancing both security and throughput. The entire scheme could be implemented at different access points in a wireless network since it fits in a single FPGA. Finally, the new cross-layer security scheme is essential in circumventing some attacks in wireless and computer networks.

A. Appendix: transition tables

Input Bits (stage 1)	Input State (Stage 1)	Output Bits (Stage 1)	Output State (Stage 1)	Input Bits (stage 1)	Input State (Stage 1)	Output Bits (Stage 1)	Output state (Stage 1)
I, I ₂	s, s, t, t,	O11 O21	s, s, t, t,	L L	s, s, t, t,	0,, 0,,	s, s ₂ t, t ₂
0 0	0000	0 0	0000	0 0	1000	1 0	0100
0 1	0000	0 1	0010	0 1	1000	1 1	0110
1 0	0000	1 0	1000	1 0	1000	0 0	1100
1 1	0000	1 1	1010	1 1	1000	0 1	1110
0 0	0001	0 1	0000	0 0	1001	1 1	0100
0 1	0001	0 0	0010	0 1	1001	1 0	0110
1 0	0001	1 1	1000	1 0	1001	0 1	1100
1 1	0001	1 0	1010	1 1	1001	0 0	1110
0 0	0010	0 1	0001	0 0	1010	1 1	0101
0 1	0010	0 0	0011	0 1	1010	1 0	0111
1 0	0010	1 1	1011	1 0	1010	0 1	1101
1 1	0010	1 0	1011	1 1	1010	0 0	11111
0 0	0011	0 0	0001	0 0	1011	1 0	0101
0 1	0011	0 1	0011	0 1	1011	1 1	0111
1 0	0011	1 0	1001	1 0	1011	0 0	1101
1 1	0011	1 1	1011	1 1	1011	0 1	11111
0 0	0100	1 0	0000	0 0	1100	0 0	0100
0 1	0100	1 1	0010				
1 0	0100	0 0	1000	0 1	1100	0 1	0110
1 1	0100	0 1	1010	1 0	1100	1 0	1100
0 0	0100	1 1	0000	1 1	1100	1 1	1110
0 0	0101	1 1	0000	0 0	1101	0 1	0100
				0 1	1101	0 0	0110
1 0	0101 0101	0 1	1000	1 0	1101	1 1	1100
1 1	0101	1 1	0001	1 1	1101	1 0	1110
0 1	0110	1 1	0001	0 0	1110	0 1	0101
				0 1	1110	0 0	0111
1 0	0110	0 1	1001	1 0	1110	1 1	1101
	0110	0 0	1011	1 1	1110	1 0	1111
1 1	0111	1 0	0001	0 0	1111	0 0	0101
0 0		1 1	0011	0 1	1111	0 1	0111
0 0	0111						
0 0	0111 0111 0111	0 0 1	1001 1011	1 0 1 1	1111	1 0	1101 1111
0 0 0 1 1 0 1 1 Input Bits	0 1 1 1 0 1 1 1 Input State	0 0 0 1 Output Bits	1 0 0 1 1 0 1 1 Output State	1 0 1 1 Input Bits	1 1 1 1 1 1 1 1 Input State	1 0 1 1 Output Bits	0utput state
0 0 0 1 1 0 1 1 Input Bits (Stage 2)	0 1 1 1 0 1 1 1 Input State (Stage 2)	0 0 0 1 Output Bits (Stage 2)	0 0 1 1 0 1 1 Output State (Stage 2)	1 0 1 1	1 1 1 1 1 1 1 1 Input State (Stage 2)	1 0 1 1 Output Bits (Stage 2)	0utput state (Stage 2)
0 0 1 1 0 1 1 Input Bits (Stage 2) P. P.	0 1 1 1 0 1 1 1 Input State (Stage 2) S. S. t. t.	0 0 0 1 Output Bits (Stage 2) 0, 0 ₂ 0 ₃ 0 ₄	0 0 1 1 0 1 1 0 1 1	1 0 1 1 Input Bits (stage 2) P, P,	1 1 1 1 1 1 1 1 Input State (Stage 2) 5, 5, 4, 4,	1 0 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0	0utput state (Stage 2) 5, 5, 1, 1,
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P. P. 0 0	0 1 1 1 0 1 1 1 (Stage 2) 5. s. t. t. 0 0 0 0	0 0 0 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 0,	0 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 (Stage 2) S. S. L L 0 0 0 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0	1 1 1 1 1 1 1 1 Input State (Stage 2) s, s, t, t, 1 0 0 0	1 0 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 1 0 0 0	0utput state (Stage 2) 5, 5, 2, t, t, 0 1 0 0
0 0 0 1 1 0 1 1 (Stage 2) P, P. 0 0 0 1	0 1 1 1 0 1 1 1 Input State (Stage 2) S. S. L L 0 0 0 0 0 0 0 0	0 0 0 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 0 0 0 1 1	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. I. I. 0 0 0 0 0 0 1 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0 0 1	1 1 1 1 1 1 1 1 Input State (Stage 2) s, s, t, t, 1 0 0 0	1 0 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 1 0 0 0 1 0 1 1	0 1 1 1 1 0 utput state (Stage 2) 5, 5, 5, t, t, 0 1 0 0 0 1 1 0
0 0 0 1 1 0 1 1 (Stage 2) P. P. 0 0 0 1 1 0	0 1 1 1 0 1 1 1 (Stage 2) S. S. L. L 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 0 0 0 0 1 1 1 0 0	1 0 0 1 1 0 1 1 Output State (Stage 2) 5. s. t. t. 0 0 0 0 0 0 1 0 1 0 0 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0 0 1 1 0	1 1 1 1 1 1 1 1 Input State (Stage 2) 5, 5, t, t, 1 0 0 0 1 0 0 0	1 0 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 0 1 1 0 1 0 0	0utput state (Stage 2) 5, 5, 1, 1, 0 1 0 0 0 1 1 0 1 1 0 0
0 0 0 1 1 0 1 1 (Stage 2) P. P. 0 0 0 1 1 0 1 1	0 1 1 1 0 1 1 1 Input State (Stage 2) S. s. t. t. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 Output Bits (Stage 2) 0, 0 _x 0 _y 0 _x 0 0 0 0 0 1 1 1 0	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L L 0 0 0 0 0 0 1 0 1 0 1 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0 0 1 1 0 1 1	1 1 1 1 1 1 1 1 1 1 1 1 Input State (Stage 2) 5, 5, t, t, 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0	1 0 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 0 1 1 0 1 0 0 1 1 1	0utput state (Stage 2) 5, 5, 1, 1, 0 10 0 0 11 0 1 1 0 0 1 1 1 0
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P, P, P, 0 0 0 1 1 0 1 1 0 0	0 1 1 1 0 1 1 1 (Stage 2) s. s. t. t. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 0 1 1 1 0 1 1 1 0 0 1 1	1 0 0 1 1 0 1 1 Output State (Stage 2) s.s. t. t. 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0 0 1 1 0 1 1 0 0	1111 iiii Input State (Stage 2) s. s. t. t. 1000 1000 1000 1000	1 0 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 0, 1 0 1 0 0 1 1 0 0 1 1	Output state (Stage 2) 5, s, t, t, 0 1 0 0 1 1 0 0 1 1 1 0 0 1 0 0
0 0 0 1 1 0 1 1 (Stage 2) P. P. 0 0 1 1 1 0 1 1 0 0 1 1 0 1 0 1	0 1 1 1 0 1 1 1 (5tage 2) 5. s. t. t. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1	0 0 0 1 0 1 0 0 0 1 0 0 0 0 0 0	1 0 0 1 1 0 1 1 Output State (Stage 2) s.s. t. t. 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 0 0	1 0 1 1 Input Bits (stage 2) P, P_2 0 0 0 1 1 0 1 1 0 0 0 1	1111 1111 (Stage 2) s,s, t, t, 1000 1000 1000 1000 1000	1 0 1 1 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 0 1 0 0 1 1 1 1 0 1 1 1 0 1 1 1 0 0 0	0utput state (Stage 2) 5, 5, 1, 1, 2 0 1 0 0 1 1 1 0 1 1 1 0 0 1 0 0 0 1 0 0
0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	0 1 1 1 0 1 1 1 (Stage 2) S. S. L L 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	1001 1011 Output State (Stage 2) S. S. L 0000 0010 1010 000 0010 1010 000 0010 1000	1 0 1 1 Input Bits (stage 2) P. P. 0 0 1 1 1 0 1 1 0 0 0 1 1 0 1 0	1111 1111 (Stage 2) 5, 5, 1, 1, 1000 1000 1001 1001 1001	1 0 1 1 (Stage 2) 0, 0, 0, 0, 0, 1 0 0 1 1 0 1 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0	1 1 1 1 Output state (Stage 2) 0 1 0 0 0 1 1 0 1 1 0 0 1 1 1 0 0 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0
0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	0 1 1 1 0 1 1 1 (0 1 1 1 (Stage 2) s. s. t. t. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 0 1 1 0 0 0 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 0 1 1 0	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L. L. 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0 1 1 1 0 1 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 0 1 0 1 0 0 0 1 0 0 1 0 1 0 0 0 0 1 0 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 0	1111 1111 1111 Input State (Stage 2) s.s. t. t. 1000 1000 1000 1000 1000 1001 1001 1001 1001	1 0 1 1 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1111 Output state (Stage 2) 5, 5, 1, 1, 2 0 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0
0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	0 1 1 1 0 1 1 1 (Stage 2) S. S. L L 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1	0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	1001 1011 Output State (Stage 2) S. S. L 0000 0010 1010 000 0010 1010 000 0010 1000	1 0 1 1 Input Bits (stage 2) F. F. 0 0 1 0 1 1 0 0 0 0 0 1 1 0 1 1 0 0 0 0	1 1 1 1 1 1 1 1 (Stage 2) 5, 5, 1, 1, 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 0 1 0 0 0	1 0 1 1 (Stage 2) 0, 0, 0, 0, 0, 1 0 1 1 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 1 0 1 1 0 0 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 0 0 1 0 0 0 0	1111 Output state (Stage 2) s, s, t, t, 0100 0110 1110 1110 1110 0110 1110 0110 0100 0100
0 0 0 1 1 0 1 1 (Stage 2) P, P, P 0 0 0 1 1 0 1 1 0 0 1 1 0 0 1 0 1	0 1 1 1 0 1 1 1 (Stage 2) 5. s. t. t. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	1 0 0 1 1 0 1 1 (Stage 2) S. S. L 0 0 0 0 0 0 1 0 1 0 1 0 0 0 0 0 1 0 1 0 1 0 1 0 0 0 0 0 1 0 1 0 0 0 0 1 1 0 1 0 1 0 0 1 1 0 1 0 0 0 0 1 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 1 1 Input Bits (stage 2) P, P, P, 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 1 0	1 1 1 1 1 1 1 1 (Stage 2) 5, 5, t t 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 0	1 0 1 1 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 1 0, 1 0 0 1 0 1 1 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0	1111 Output state (Stage 2) 5, 5, 1, 1, 2 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P. P. 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 0 1	0 1 1 1 0 1 1 1 (Stage 2) S. S. L 0 0 0 0 0 0 0 1 0 0 0 1	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 0 0 1 1 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	1 0 0 1 1 0 1 1 Output State (Stage 2) S, S, L L 0 0 0 0 0 0 1 0 1 0 10 1 0 10 0 0 0 1 1 0 10 1 0 0 0 1 0 10 1 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 0	1 0 1 1 Input Bits (stage 2) P. P. 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0	I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I	1 0 1 1 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 1 0 0 0 1 1 0 0 0 1 1 1 0 0 1 1 0 1 1 0 1 1 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 1 0 0 0	1111 Output state (Stage 2) s, s, t, t, 0100 0110 1110 1110 0110 1110 0100 0110 1110 0110 1110 0110 1110 1110 0101
0 0 0 1 1 0 1 1 (Stage 2) P, P, 0 0 0 1 1 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1	0 1 1 1 0 1 1 1 (Etage 2) 5. s. t. t. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 1 1 1 0 1 1 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 1 0 0 1 1 1 1 0 0 1 0 0 1 1 1	1 0 0 1 1 0 1 1 Output State (Stage 2) S, S, L L 0 0 0 0 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 0 0 1 1 1 0 1 0 1 0 1 1 1 0 1 0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 0 0 1 0 1 0 0 0 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 0 1 1 Input Bits (stage 2) P. P. 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0	1 1 1 1 1 1 1 1 (Stage 2) 5, 5, t t 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 0	1 0 1 1 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 1 1 0 1 0 0 1 1 1 1 0 1 1 1 0 1 1 0 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 0 1 0 0 0 0	1111 Output state (Stage 2) 5, 5, 1, 1, 2 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1
0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	0 1 1 1 0 1 1 1 1 1 1 1	0 0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 0 1 1 0 0 0 0 1 1 1 1 1 1 0 0 1 1 0 0 0 0 0 0 0 1 1 1 1 1 1 1 0 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 0 0 1 1 0 1 1 0 utput State (Stage 2) 0 0 0 0 0 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1	1 0 1 1 Input Bits (stage 2) (stage 2) P. P. 0 1 1 0 1 1 0 1 1 0 1 0 1 1 0 1 1 1 0 1 1 1	$\begin{array}{c} \textbf{i111}\\ \textbf{i111}\\ \textbf{i111}\\ \end{array}\\ \hline \\ \textbf{Input State}\\ \textbf{(Stage 2)}\\ \textbf{iss, t, t,}\\ \textbf{i000}\\ \textbf{i000}\\ 1000\\ 1000\\ 1000\\ 1000\\ 1000\\ 1000\\ 1010\\ 1010\\ 1010\\ 1010\\ 1010\\ \end{array}$	1 0 1 1 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 1 0 1 0 0 1 1 1 1 1 0 1 1 1 0 0 0 0 1 1 1 1 0 0 0 1 1 0 1 0 1 1 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 0 1 1 1 1 0 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 1 0 1 1 1 1
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P, P, 0 0 1 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \end{array} \\ \begin{array}{c} \hline 1 \ 1 \ 0 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \ 1 \ 1 \\ \hline 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1$	0 0 0 1 Output Bits (Stage 2) 0 0 0 0 0 0 1 1 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 1 0 0 0 0 1 0 0 1 0 1 1 1 1 0 1 1 0 0 0 1 0 0 1	1 0 0 1 1 0 1 1 0 utput State (Stage 2) 0 0 0 0 0 0 1 0 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 0 1 0 0 0 1 1 0 10 0 0 11 1 0 10 1 0 1 1 0 10 1 0 10 1 0 10 1 0 10 1 0 10 1 0 0 1 0 10 1 0 10 1 0 0 1 0 10 1 0 10 0 0 0 1 0 0 1 0 10 0 0 0 1 0 10 1 0 10 0 0 0 1 0 10 1 0 10 0 0 0 10 0 0 10 0 0 10 0 0 0 0 0 0 0 0 0	1 0 1 1 Input Bits (stage 2) P, P, 0 0 0 1 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 0 1 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0 1	1111 Output state (Stage 2) s, s, t, t, 0100 0110 1110 1110 0110 1110 0110 1110 0110 1110 0110 1110 0101 0101
0 0 0 1 1 0 1 1 1 1 Input Bits (Stage 2) P. P. P. P. 0 0 1 1 0 0 0 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \end{array} \\ \begin{array}{c} \hline 0 \ 1 \ 1 \ 1 \\ \hline \end{array} \\ \begin{array}{c} \hline \end{array} \\ \end{array} \\ \begin{array}{c} \hline \end{array} \\ \begin{array}{c} \hline \end{array} \\ \begin{array}{c} \hline \end{array} \\ \end{array} \\ \begin{array}{c} \hline \end{array} \\ \begin{array}{c} \hline \end{array} \\ \end{array} \\ \begin{array}{c} \hline \end{array} \\ \begin{array}{c} \hline \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \hline \end{array} \\ \end{array} \\ \end{array} \\ \end{array} \\ \begin{array}{c} \hline \end{array} \\ \end{array}$	0 0 0 0 1 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 0 0 0 0 0 1 1 1 0 0 1 1 0 0 1 1 0 1 0 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 0 1 0 1 1 0 0 0 0 0 1 0	1001 1011 0utput State (Stage 2) 000 000 001 1010 000 001 000 001 000 001 000 001 0001 0001 0011 1011 0011 1011 1011 1011 100 100		$\begin{array}{c} \textbf{i} \textbf{i} \textbf{i} \textbf{i} \textbf{i} \textbf{i} \\ \textbf{i} \textbf{i} \textbf{i} \textbf{i} \textbf{i} \\ \textbf{i} \textbf{i} \textbf{i} \textbf{i} \\ \textbf{i} \\ \textbf{i} \textbf{i} \textbf{i} \\ $	1 0 1 1 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 1 0 1 0 0 1 1 1 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0	1 1 1 1 Output state (Stage 2) s. s. t.t. 0 1 0 0 0 1 1 0 1 1 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 0 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P, P, 0 0 1 1 1 0 0 1 1 1 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 1 1 1 0 0 0 0	0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L 0 0 0 0 0 0 1 0 1 0 10 1 0 10 0 0 1 0 1 0 10 0 0 11 1 0 11 0 0 11 1 0 11 0 0 01 1 0 10 0 0 0 0 0 1 0 0 0 0 0 0 0 0	1 0 1 1 Imput Bits (stage 2) P, P, 0 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 0 1 0 1 0 1 0 0 1 0 0 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 1 0 1 1 0 1 1 0 0 0 1 0 1 1 0 1 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	1111 Output state (Stage 2) s, s, t, t, 0100 0100 0110 1110 0110 1110 0110 1110 0110 1110 0110 1110 0101 0101 0101 0101 0101 0101 0101 0101
0 0 0 1 1 0 1 1 1 1 Input Bits (Stage 2) P. P. P. P. 0 0 1 1 1 0 1 1 0 0 0 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \end{array} \\ \begin{array}{c} \hline 0 \ 1 \ 1 \ 1 \\ \hline \end{array} \\ \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} \hline 1 \ 1 \ 1 \ 1 \\ \hline \end{array} \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \end{array} \\ \hline \end{array} \end{array} \\ \end{array} \\$	0 0 0 0 1 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 1 1 1 1 0 0 1 1 1 1 0 0 0 1 1 1 0 0 1 1 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 1 1 1 0 0 1 1 0 1 0 0 0 1 0 1 1 0 1 0 0 0 1 0 1 1 0 1 1 1 1 1 1 1 0 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 1 1 0 0 1	1 0 0 1 1 0 1 1 1 0 1 1 0 utput State (Stage 2) 5 .5, L 4 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 1 1 1 0 1 1 0 0 0 0 0 1 0		$\begin{array}{c} \textbf{i111}\\ \textbf{i111}\\ \textbf{i111}\\ \end{array}\\ \hline \\ \textbf{Input State}\\ \textbf{(Stage 2)}\\ \textbf{i5.s, t, t,}\\ \textbf{i000}\\ \textbf{i000}\\ 1000\\ 1000\\ 1000\\ 1000\\ 1000\\ 1000\\ 1010\\ 1010\\ 1010\\ 1010\\ 1010\\ 1010\\ 1010\\ 1011\\ 1011\\ 1011\\ 1011\\ 1011\\ \end{array}$	1 0 1 1 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 1 0 1 0 0 1 1 1 1 0 1 1 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 1 1 0 1 0 0 1 0 0 1 1 0 1 1 0 1 0 0 1 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0	1 1 1 1 Output state (Stage 2) s. s. t.t. 0 1 0 0 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 1 0 0 1 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1
0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1	0 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L 0 0 0 0 0 0 1 0 1 0 10 1 0 10 0 0 10 1 0 10 0 0 11 1 0 11 0 0 11 1 0 11 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 0 0 0 0 0 0 10 0 0 0 0 0 0 0 10 0 0 0 0 10 0	1 0 1 1 Input Bits (stage 2) (stage 2) P, P, 2 0 0 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 1 0 0 1 0 1 0 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1111 Output state (Stage 2) s. s. t.t. 0100 0110 1110 1110 0110 1110 0110 1110 0110 1110 0110 1110 0101 0101 0101 0101 0101 0101 0111 1111 0101 0101
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline \\ 0 \ 1 \ 1 \ 1 \\ \hline \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 11 1 0 11 Output State (Stage 2) 5, 5, 6, 1 0 0 0 0 0 0 10 1 0 0 0 1 0 10 1 0 0 0 1 0 10 1 0 10 0 0 11 1 0 11 1 0 11 1 0 11 1 0 0 11 1 0 11 1 0 0 11 1 0 11 1 0 11 1 0 10 1 0 0 11 1 0 10 1 0 0 11 1 0 11 1 0 0 0 10 1 0 0 11 1 0 0 11 1 0 0 11 1 0 0 11 1 0 0 0 0 1 0 0 11 1 0 0 0 1 0 0 11 1 0 0 0 11 1 0 0 0 1 0 0 11 1 0 0 0 1 0 1		$\begin{array}{c} 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 \ 1 $	1 0 1 1 1 1 Output Bits (Stage 2) 0, 0, 0, 0, 0, 1 1 0 1 0 0 1 1 1 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 1 0 1 0 0 1 0 0 1 1 0 0 0 1 0 0 1 1 0 0 0 1 0 0 0 0 1 1 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 0 0 1 1 0 0 1 0 0 0 0 0 0 0 0	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 0 0 1 0 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 0 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 0 1 0 0 0 1 1 0
0 0 0 1 1 0 1 1 1 1 Input Bits (Stage 2) P, P, 0 0 1 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 0 1 1 0 0 0 0	0 1 1 1 0 1 1 1 0 1 1 1 Input State (Stage 2) S. S. t. t. 0 0 0 0 0 0 1 0 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 0 0 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L 0 0 0 0 0 0 1 0 1 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 1 0 0 0 1 1 0 0 0 1 0 0 0 0 0 1 0 0 1 1 0 0 1 1 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 1 0 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 0 0 1 0 0 1 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0		1 1 1 1 1 1 1 1 1 1 1 1 Input State (Stage 2) 5, 5, 7, 7, 4 1 0 0 0 1 0 0 1 1 0 0 0 1 1 0 0 1 0 0	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1111 Output state (Stage 2) s, s, t, t, 0100 0100 0110 1110 0110 1110 0110 1110 0110 1110 0110 1110 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0101 0100 0110
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline \\ 0 \ 1 \ 1 \ 1 \\ \hline \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ utput \ State \\ (Stage 3) \\ S, S, L \ 1 \\ 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \ 0 \\ 1 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \ 0 \\ 1 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \ 0 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ 1 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ 1 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ 1 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ 1 \ 0 \ 1 \ 0 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \$		$\begin{array}{c} \textbf{i111}\\ \textbf{i111}\\ \textbf{i111}\\ \hline \\ \textbf{input State}\\ (\textbf{Stage 2)}\\ \textbf{5.s, t, t,}\\ \textbf{5.s, t, t,}\\ \textbf{i000}\\ \textbf{i000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1010}\\ \textbf{1010}\\ \textbf{1010}\\ \textbf{1010}\\ \textbf{1010}\\ \textbf{1011}\\ \textbf{1001}\\ \textbf{1011}\\ \textbf{1001}\\ \textbf{1001}\\ \textbf{1010}\\ \textbf{1011}\\ \textbf{1000}\\ \textbf{1100}\\ \textbf{0}\\ \textbf{1100}\\ \textbf{0}\\ \textbf{11000}\\ \textbf{0}\\ \textbf{11000}\\ \textbf{0}\\ \textbf{1000}\\ \textbf{10000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ \textbf{1000}\\ $	1 0 1 1 1 1 0utput Bits (Stage 2) 0, 0, 0, 0, 0, 1 1 0 1 0 0 1 1 0 1 0 1 1 1 0 0 0 1 1 1 1 0 0 0 1 1 1 1 0 0 0 1 0 1 1 1 0 0 0 1 0 1 1 1 0 0 1 1 0 0 1 1 0 1 0 0 1 0 0 1 0 0 1 1 0 1 0 0 1 0 0 1 0 1 1 1 0 0 1 1 0 1 0 0 1 0 1 1 0 0 1 1 0 1 0 0 1 0 1 1 0 1 0 0 1 0 1 1 0 1 0 0 1 1 0 0 1 0 1 1 0 1 0 0 1 1 0 1 0 1 0 0 1 0 1 1 0 0 1 0 1 1 0 0 1 1 0 0 0 1 1 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 0 1 1 0 0 0 0 1 1 0 0 0 1 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 0 0 0 1 1 1 0 0 0 0 1 1 0 0 0 0 1 0 0	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 1 0 0 1 0 1 0 1 0 1 0 1 1 0 1 1 1 0 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1 1 0 1 1 1 1 0 1 1 0 1 1 1 1 0 1 1 0 1 1 1 0
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P, P, P 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 0 1 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 0 0	0 1 1 1 0 1 1 1 0 1 1 1 Input State (Stage 2) S. S. t. t. 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 0 0 0 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L 0 0 0 0 0 0 1 0 1 0 0 0 1 0 10 0 0 1 0 1 0 10 0 0 11 1 0 11 0 0 11 1 0 10 0 0 11 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 0 10 1 0 10 0 0 10 1 0 0 0 1 0 10 0 0 10 1 0 10 0 0 0 10 1 0 0 0 0 0 10 1 0 0 0 0 0 10 1 0	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 Output state (Stage 2) s, s, l, l, 0 1 0 0 0 1 0 0 0 1 1 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0
0 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline \\ 0 \ 1 \ 1 \ 1 \\ \hline \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \ 1 \\ \end{array} \\ \hline \begin{array}{c} 0 \ utput \ State \\ (Stage 2) \\ (Stage 2$	1 0 1 1 Imput Bits (stage 2) (stage 2) P, P, 2, 0 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 0 1 1 0 0 1 1 0 1 0 1 1 1 1	i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 0 1 1 i 0 0 0 i 1 0 0 1 i 0 0 1 i 0 0 1 i 0 0 1 i 0 0 1 i 0 1 0 i 0 1 0 i 0 1 1 i 0 1 1 i 0 1 1 i 0 1 1 i 0 1 1 i 0 1 1 i 0 0 i 1 0 0 i 1 0 0 i 1 0 0 i 1 0 1 i 1 0 1 i 1 0 1	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10
0 0 0 1 1 0 1 1 Input Bits (Stage 2) P, P, P 0 0 1 1 1 0 1 1 0 0 1 1 1 0 1 1 0 0 1 1 1 0 0 1 1 0 1 1 0 0 1 1 1 0 0 1 1 1 0 0 1 1 1 0 0 0 0	0 1 1 1 0 1 1 1 0 1 1 1 1 1 1 1 1 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 1 1 Output State (Stage 2) S. S. L 0 0 0 0 0 0 1 0 1 0 0 0 1 0 10 1 0 10 0 0 10 1 0 10 0 0 11 1 0 11 1 0 11 1 0 11 1 0 11 1 0 10 0 0 0 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 0 1 0 10 1 0 10 0 0 0 1 0 10 1 0 10 0 0 0 1 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 10 1 0 10 0 0 0 10 1 0 0 0 1 0 0 0 0 0 10 1 0 0 0 0 0 10 0 0 10 1 0 0 0 0 0 10 0 0 10 1 0 0 0 0 0 10 1 0 0 0 1 0 0 0 0 0 10 0 0 0 10 0 0 10 1 0 0 0 0 0 10 1 0 0 0 0 0 10 0 0 10 1 0 0 0 1 0 0 0 0 0 0 10 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0	i 0 i i Input Bits (stage 1) (stage 2) 0 0 0 0 1 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 0 1 0 1 0 0 1 0 0 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 Output state (Stage 2) s, s, l, l, 0 1 0 0 0 1 0 0 0 1 1 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 1 0 1 0 0 0 1 0 0 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0
0 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 0 1 1 0 0 1 1 0 0 0 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline \\ 0 \ 1 \ 1 \ 1 \\ \hline \\$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ utput \ State \\ (Stage 2) \\ (Stage$	1 0 1 1 Imput Bits (stage 2) (stage 2) P, P, 2, 0 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 0 1 1 0 0 1 1 0 1 0 1 1 1 1	i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 1 1 i 1 0 1 1 i 0 0 0 i 1 0 0 1 i 0 0 1 i 0 0 1 i 0 0 1 i 0 0 1 i 0 1 0 i 0 1 0 i 0 1 1 i 0 1 1 i 0 1 1 i 0 1 1 i 0 1 1 i 0 1 1 i 0 0 i 1 0 0 i 1 0 0 i 1 0 0 i 1 0 1 i 1 0 1 i 1 0 1	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 0 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10 1 1 10
0 0 0 1 1 0 1 1 Input Bits (Stage 2) (Stage 2) 0 1 1 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline \\ 0 \ 1 \ 1 \ 1 \\ \hline \\ \end{array} \\ \begin{array}{c} \textbf{Input State} \\ \textbf{(Stage 2)} \\ \textbf{s. s. t. t} \\ 0 \ 0 \ 0 \\ \hline \\ 0 \ 0 \ 0 \\ 0 \\ 0 \ 0 \ 0 \\ \hline \\ 0 \ 0 \ 0 \\ 0 \\ 0 \ 0 \ 0 \\ \hline \\ 0 \ 0 \ 0 \\ 0 \\ 0 \ 0 \ 0 \\ \hline \\ 0 \ 0 \ 1 \\ \hline \\ 0 \ 1 \ 0 \\ \hline \\ 0 \ 1 \ 1 \\ \hline \\ \hline \\ \end{array} $	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 0 0 1 1 0 1 1 1 0 1 1 0 utput State (Stage 2) S. S. L 0 0 0 0 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 1 0 0 0 1 1 1 0 1 0 0 0 1 1 1 0 1 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 0 0 1 0 1 0 1 0 0 0 0 1 0 0 1 0 1 0 0 0 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 0 0 1 0 1 0 1 0 0 0 0 1 0 0 0 1 1 0 1 0 1 0 0 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 1 0 0 0 1 1 0 1 0 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 0 0 0 0 1 0 0 0 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 0 0 0 0 1 0 0 0 1 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0	1 0 1 1 Imput Bits (stage 2) (stage 2) 0 0 0 1 0 1 0 1 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 0 1 0 1 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1 0 0 1 1 0 1 1 1 0 1 1 0 1 1 0 1 1 1 0 0 1 0 0 1 1 0 0 1 0 0 1 1 0 0 1 1 0 1 1 0 0 1 0 0 1 1 0 0 1 0 0 1 1 1 0 0 1 0 0
0 0 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 0 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 1 1 1 0 0 0 0	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline 0 \ 1 \ 1 \ 1 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 1 \ 1 \\ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 1 \ 0 \ 1 \\ 0 \ 0 \ 0 \\ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \ 0 \\ 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \end{array} \\ \end{array} \\ \end{array} $	1 0 1 1 Input Bits (stage 2) 6 (stage 2) 6 0 0 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 0 1 0 0 1 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0	1 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 0 0 1 1 1 1 1 1 1 0 1 1 0 1 1 1 0 0 1 1 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline 0 \ 1 \ 1 \ 1 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \\ \hline \end{array}$	i 0 i i	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 1 1 0 1 0 1
0 0 0 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 0 1 1	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline 0 \ 1 \ 1 \ 1 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ 1 \ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 1 \ 1 \\ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 1 \ 1 \\ 0 \ 1 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 1 \ 0 \ 1 \\ 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 0 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 0 \\ 1 \ 0 \ 0 \ 0 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \begin{array}{c} 0 \ 0 \ 1 \\ \hline \end{array} \\ \hline \end{array} \\ \end{array} \end{array} \\ \end{array}$	1 0 1 1 Imput Bits (stage 2) (stage 2) P, P, 0 0 0 1 1 1 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 0 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 1 0 0 1 1 1 1 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 0 0 1 1 1 1 1 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1
$\begin{array}{cccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 0 \ 1 \ 1 \ 1 \\ 0 \ 1 \ 1 \ 1 \\ \hline 0 \ 1 \ 1 \ 1 \\ \hline \end{array}$	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$\begin{array}{c} 1 \ 0 \ 0 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \\ \hline 1 \ 0 \ 1 \ 1 \\ \hline \end{array}$	i 0 i i	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 0 1 0 0 0 1 1 0 0 0 1 1 0 0 1 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0 1 1 1 0	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1 1 1 1 Output state (Stage 2) s, s, t, t, 0 1 0 0 0 1 1 0 1 1 1 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 0 1 1 0 0 1 1 1 1 1 1 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1 0 1 0 1 1 0 1 1 1 1 0 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 0 1 1 1 0 0 1 1 1 1 1 0 1 1 1 1 1 0 1 0 1

Author details

Michael Ekonde Sone College of Technology, University of Buea, Buea, Cameroon

*Address all correspondence to: michael.sone@ubuea.cm

IntechOpen

© 2018 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/ by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

References

 Patterson W, Sone ME. A metric to assess cyberattacks. In: Proceedings of the AHFE 2018 International Conference on Human Factors in Cybersecurity; AISC 782; Florida, USA. 2018. pp. 33-43

[2] Guo C, Chang C-C, Chang S-C. A secure and effcient mutual authentication and key agreement protocol with smart cards for wireless communications. International Journal of Network Security. 2018;**20**(02): 323-331

[3] Bloch M et al. Wireless informationtheoretic security. IEEE Transactions on Information Theory. 2008:2515-2534

[4] Wyner AD. The wire-tap channel. Bell System Technical Journal. October 1975;**54**(8):1355-1387

[5] Lin F, Oggier F. Coding for wiretap channels. In: Physical Layer Security in Wireless Communications. Auerbach Publications, CRC Press, Taylor & Francis Group. 2013

[6] Shui Y-S, Cheng SY, Wu H-C, Huang SC-H, Chen H-H. Physical Layer Security in Wireless Networks: A Tutorial. IEEE Wireless Communications; April 2011

[7] Rosario BBD, Rajaram A. CDMA based secure cross layer framework for authentication and scheduling in MANET. Journal of Theoretical and Applied Information Technology. November 2014

[8] Babu KS, Chandrasekharaiah K. Cross layer based security in MANET. International Journal of Advanced Research in Computer Science. May 2013;4(5) Special issue

[9] Rajaram A, Palaniswami S. A trustbased cross-layer security protocol for Mobile ad hoc networks. (IJCSIS) International Journal of Computer Science and Information Security. 2009; **6**(1)

[10] Uytterhoeven G, Van Wulpen F,
Jansen M, Roose D, Bultheel A. WAILLI:
Wavelets with integer lifting. In:
Technical Report TW 262. Leuven:
Department of Computer Science,
Kaththolieke Universiteit Leuven; 1997

[11] Sweldens W. The lifting scheme: A construction of second generation wavelets. SIAM Journal on Mathematical Analysis. 1997;**29**(2). Preprint 1996

[12] Sone ME. Efficient key management scheme to enhance security-throughput trade-off performance in wireless networks. In: Proceeding of Science and Information Conference (SAI); July 28-30 2015; London, UK. 2015.
pp. 1249-1256

[13] Daubechies I, Sweldens W. Factoring wavelet transforms into lifting steps. Journal of Fourier Analysis and Applications. 1998;4(3). Preprint

[14] Mashen MJ. Factoring wavelet transforms into lifting steps. In: 1997 Circuits and Systems (ISCAS 2004), vol. 2; University of Australia. 2004. pp. 667-700

[15] Ningo NN, Sone ME. Efficient key management FPGA-based cryptosystem using the RNS and iterative coding. International Journal of Information and Communication Technology. 2010;2(4): 302-322

[16] Sone ME, Ningo NN. A simple FPGA-based wireless transmitter/ receiver convolutional cryptosystem. International Journal of Computers and Applications;**33**, **2**:2011

[17] Yang LL, Hanzo L. Redundant residue number system based error

correction codes. In: Proceedings of IEEE VTC'01 (Fall); October; Atlantic City, NJ. 2001. pp. 1472-1476

[18] Soderstrand M, Jenkins W, Jullien GA, Taylor FJ. Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press Reprint Series. IEEE Press; 1986

[19] Mashen MJ. Factoring wavelet transforms into lifting steps. In: 1997 Circuits and Systems (ISCAS 2004), vol. 2; University of Australia. 2004. pp. 667-700

[20] Yang L-L, Hanzo L. Performance analysis of coded M-ary orthogonal signaling using errors-and-erasures decoding over frequency selective fading channels. IEEE Journal on Selected Areas in Communications. Feb. 2001;**19**:211-221

[21] Geadah YA, Corinthios MJG. Natural, dyadic, and sequency order algorithms and processors for the Walsh-Hadamard transforms. IEEE Transactions on Computers. May 1977; **26**(5):435-442

[22] Cohen B. VHDL coding styles and methodologies. In: An In-Depth Tutorial. 2nd ed. Massachusetts, USA: Kluwer Academic Publishers; 2001

[23] Lenstra A, Lenstra HW Jr . The Development of the Number Field Sieve. Lecture Notes in Mathematics, vol. 1554. Springer-Verlag; 1994

[24] Haleem MA, Mathur CN, Chandramouli R, Subbalakshmi KP. Opportunistic encryption: A trade-off between security and throughput in wireless networks. IEEE Transactions on Dependable and Secure Computing. October-December 2007;4(4)

[25] Proakis J. Digital Communications.4th ed. New York: McGraw-Hill; 2001