With the world marching inexorably towards the fourth industrial revolution (IR 4.0), one is now embracing lives with artificial intelligence (AI), the Internet of Things (IoTs), virtual reality (VR) and 5G technology. Wherever we are, whatever we are doing, there are electronic devices that we rely indispensably on. While some of these technologies, such as those fueled with smart, autonomous systems, are seemingly precocious; others have existed for quite a while. These devices range from simple home appliances, entertainment media to complex aeronautical instruments. Clearly, the daily lives of mankind today are interwoven seamlessly with electronics. Surprising as it may seem, the cornerstone that empowers these electronic devices is nothing more than a mere diminutive semiconductor cube block. More colloquially referred to as the Very-Large-Scale-Integration (VLSI) chip or an integrated circuit (IC) chip or simply a microchip, this semiconductor cube block, approximately the size of a grain of rice, is composed of millions to billions of transistors. The transistors are interconnected in such a way that allows electrical circuitries for certain applications to be realized. Some of these chips serve specific permanent applications and are known as Application Specific Integrated Circuits (ASICS); while, others are computing processors which could be programmed for diverse applications. The computer processor, together with its supporting hardware and user interfaces, is known as an embedded system. In this book, a variety of topics related to microchips are extensively illustrated. The topics encompass the physics of the microchip device, as well as its design methods and applications.
Integrated Circuits/Microchips

Edited by Kim Ho Yeap
and Jonathan Javier Sayago Hoyos

Published in London, United Kingdom
Supporting open minds since 2005
We are IntechOpen, the world’s leading publisher of Open Access books
Built by scientists, for scientists

5,000+
Open access books available

125,000+
International authors and editors

140M+
Downloads

151
Countries delivered to

Top 1%
Our authors are among the most cited scientists

12.2%
Contributors from top 500 universities

WEB OF SCIENCE™
Selection of our books indexed in the Book Citation Index in Web of Science™ Core Collection (BKCI)

Interested in publishing with us?
Contact book.department@intechopen.com

Numbers displayed above are based on latest data collected.
For more information visit www.intechopen.com
Meet the editors

Kim Ho Yeap is an Associate Professor at Universiti Tunku Abdul Rahman, Malaysia. He is an IEEE senior member, a Professional Engineer registered with the Board of Engineers, Malaysia, and a Chartered Engineer registered with the UK Engineering Council. He received his BEng (Hons) Electrical and Electronics Engineering from Universiti Teknologi Petronas in 2004, his MSc in microelectronics from Universiti Kebangsaan Malaysia in 2005, and his PhD from Universiti Tunku Abdul Rahman in 2011. In 2008 and 2015, respectively, Dr. Yeap underwent research attachment at the University of Oxford (UK) and Nippon Institute of Technology (Japan). Dr. Yeap is the external examiner and external course assessor of Wawasan Open University. He is also the Editor in Chief of the i-manager’s Journal on Digital Signal Processing. He has also been a guest editor for the Journal of Applied Environmental and Biological Sciences and Journal of Fundamental and Applied Sciences. Dr. Yeap has been given the university teaching excellence award, and 20 research grants. He has published more than 100 research articles (including refereed journal papers, conference proceedings, books, and book chapters). When working in Intel corporation, Dr. Yeap was a design engineer in the pre-silicon validation group. He was awarded 4 Kudos awards by Intel for his contributions in the design and verification of the microchip’s design for testability (DFT) features.

Jonathan Javier Sayago Hoyos is a research associate at the National Autonomous University of Mexico. During his doctoral studies, Dr. Sayago tackled the problem of achieving low-voltage organic transistors employing electrolytes as the gating medium. His research contributed to shedding light on fundamental physicochemical processes in electrochemical transistors and energy storage devices. After his PhD studies, Dr. Sayago worked as a consultant for Bowhead Health Inc., a Canadian startup company aiming for the commercialization of bioelectronic devices for preventive medical applications. His team designed and built a biosensor device capable of testing 50 µl of blood which led the company to secure a private funding from the world-class Mexican company Grupo Arcoiris. As a Postdoctoral Researcher at the Institute of Renewable Energies, UNAM, Dr. Sayago investigates biocompatible and biodegradable electrodes engineered for energy storage and heat transfer applications. Derived from this work he authored and co-authored over 10 articles in highly recognized international journals, 3 book chapters and participated in numerous international conferences and workshops. Dr. Sayago has taught courses in mathematics, advanced physics laboratory, computer assisted design and 3D printing, and tutoring sessions. He is an active reviewer for the Journal of Power Sources.
Contents

Preface XIII

Section 1
Introduction to Microchips 1

Chapter 1
Introductory Chapter: Integrated Circuit Chip
by Kim Ho Yeap, Muammar Mohamad Isa and Siu Hong Loh 3

Section 2
Microchip Design Methods 17

Chapter 2
Ultra-Low-Voltage IC Design Methods
by Daniel Arbet, Lukas Nagy and Viera Stopjakova 19

Section 3
Tunnel Field Effect Transistors 43

Chapter 3
Tunnel Field Effect Transistors Based on Two-Dimensional Material Van-der-Waals Heterostructures
by Jiang Cao 45

Section 4
Organic Field Effect Transistors 63

Chapter 4
Crystal Polymorph Control for High-Performance Organic Field-Effect Transistors
by Zhi-Ping Fan and Hao-Li Zhang 65

Chapter 5
High Capacitance Dielectrics for Low Voltage Operated OFETs
by Navid Mohammadian and Leszek A. Majewski 87

Chapter 6
Tackling the Problem of Dangerous Radiation Levels with Organic Field-Effect Transistors
by Irina Valitova, Zhuhui Yi and Jonathan Sayago 111
Preface

With the world marching inexorably towards the fourth industrial revolution (IR 4.0), one is now embracing lives with artificial intelligence (AI), the Internet of Things (IoTs), virtual reality (VR) and 5G technology. Wherever we are, whatever we are doing, there are electronic devices that we rely indispensably on. While some of these technologies, such as those fueled with smart, autonomous systems, are seemingly precocious; others have existed for quite a while. These devices range from simple home appliances, entertainment media to complex aeronautical instruments. Clearly, the daily lives of mankind today are interwoven seamlessly with electronics.

Surprising as it may seem, the cornerstone that empowers these electronic devices is nothing more than a mere diminutive semiconductor cube block. More colloquially referred to as the Very-Large-Scale-Integration (VLSI) chip or an integrated circuit (IC) chip or simply a microchip, this semiconductor cube block, approximately the size of a grain of rice, is composed of millions to billions of transistors. The transistors are interconnected in such a way that allows electrical circuitries for certain applications to be realized. Some of these chips serve specific permanent applications and are known as Application Specific Integrated Circuits (ASICS); while others are computing processors that can be programmed for diverse applications. The computer processor, together with its supporting hardware and user interfaces, is known as an embedded system.

In this book, a variety of topics related to microchips are extensively illustrated. The topics encompass the physics of operation of the microchip device, as well as its design methods and applications.

Chapter 1 presents an overview of microchips. In order to allow readers to appreciate the efforts researchers have sacrificed to arrive at the cutting-edge technology that we savor today, the historical development of microchips and its fundamental building block, i.e. the transistor, is first illustrated. This is then followed by a brief explanation of Moore’s law – the law that governs the technological progression of microchips. A brief introduction to the field effect transistor – particularly the MOSFET, its operational principle, and the precipitating factors that necessitate the evolution of the planar MOSFETs to the three-dimensional FinFETs is also covered. At the end of the chapter, a walkthrough of the chip fabrication process is succinctly described.

Chapter 2, an overview of the main challenges and design techniques for ultra-low voltage and low-power analog integrated circuits in nanoscale technologies is illustrated. New design challenges and limitations linked to achieving low voltage operation, low process fluctuation, low device mismatch, and other effects are discussed. In the later part of the chapter, conventional and unconventional design techniques (bulk-driven approach, floating-gate, dynamic threshold, etc.) to design analog integrated circuits towards ultra-low voltage systems and applications are described. Examples of ultra-low voltage analog microchip blocks (such as an...
Preface

With the world marching inexorably towards the fourth industrial revolution (IR 4.0), one is now embracing lives with artificial intelligence (AI), the Internet of Things (IoTs), virtual reality (VR) and 5G technology. Wherever we are, whatever we are doing, there are electronic devices that we rely indispensably on. While some of these technologies, such as those fueled with smart, autonomous systems, are seemingly precocious; others have existed for quite a while. These devices range from simple home appliances, entertainment media to complex aeronautical instruments. Clearly, the daily lives of mankind today are interwoven seamlessly with electronics.

Surprising as it may seem, the cornerstone that empowers these electronic devices is nothing more than a mere diminutive semiconductor cube block. More colloquially referred to as the Very-Large-Scale-Integration (VLSI) chip or an integrated circuit (IC) chip or simply a microchip, this semiconductor cube block, approximately the size of a grain of rice, is composed of millions to billions of transistors. The transistors are interconnected in such a way that allows electrical circuitries for certain applications to be realized. Some of these chips serve specific permanent applications and are known as Application Specific Integrated Circuits (ASICS); while others are computing processors that can be programmed for diverse applications. The computer processor, together with its supporting hardware and user interfaces, is known as an embedded system.

In this book, a variety of topics related to microchips are extensively illustrated. The topics encompass the physics of operation of the microchip device, as well as its design methods and applications.

Chapter 1 presents an overview of microchips. In order to allow readers to appreciate the efforts researchers have sacrificed to arrive at the cutting-edge technology that we savor today, the historical development of microchips and its fundamental building block, i.e. the transistor, is first illustrated. This is then followed by a brief explanation of Moore’s law – the law that governs the technological progression of microchips. A brief introduction to the field effect transistor – particularly the MOSFET, its operational principle, and the precipitating factors that necessitate the evolution of the planar MOSFETs to the three-dimensional FinFETs is also covered. At the end of the chapter, a walkthrough of the chip fabrication process is succinctly described.

In Chapter 2, an overview of the main challenges and design techniques for ultra-low voltage and low-power analog integrated circuits in nanoscale technologies is illustrated. New design challenges and limitations linked to achieving low voltage operation, low process fluctuation, low device mismatch, and other effects are discussed. In the later part of the chapter, conventional and unconventional design techniques (bulk-driven approach, floating-gate, dynamic threshold, etc.) to design analog integrated circuits towards ultra-low voltage systems and applications are described. Examples of ultra-low voltage analog microchip blocks (such as an
operational amplifier, a voltage comparator, a charge pump, etc.) designed in a
standard CMOS technology but with an unconventional design approach, are also
given.

Chapter 3 describes the recent progresses in the tunnel field effect transistors based
on 2-D TMD van-der-Waals heterostructure. The chapter covers the theoretical and
computational efforts to understand the working mechanism and the limiting fac-
tors in these devices. It also sheds light on the design challenges to be addressed for
the development of efficient tunnel field-effect transistors based on 2-D material
van-der-Waals heterostructures.

In order to support and promote low-cost and bio-degradable electronics, organic
field effect transistors (OFETs) have been introduced. Chapters 4 to 6 present a
detailed elaboration on various topics related to OFETs. Since multiple crystalline
packing states (crystal polymorphism) exist in the active layer of OFETs, a review
on crystal polymorph control is given in Chapter 4. One way to minimize the
threshold voltage of an OFET is to reduce the gate dielectric thickness. Chapter 5
discusses some of the most promising strategies towards high capacitance dielectrics
for low voltage OFETs. Since OFETs are capable of providing tissue equivalent
response to ionizing radiation, Chapter 6 presents the possibility of using different
types of OFETs as ionizing and X-ray radiation dosimeters in medical applications.

Chapters 7 to 9 describe some of the recent applications of microchips. Chapter 7
presents several CMOS microchips realized for various optical applications, such as
high-definition multimedia interface (HDMI), light detection and ranging
(LiDAR), and gigabit Ethernet (GbE). Chapter 8 explains spin-orbit torque mag-
netic random-access memory (SOT-MRAM) and how it is used to realize reliable,
high speed, and energy-efficient on-chip memory. Both non-diode-based SOT-
MRAM and diode-based SOT-MRAM cells are discussed in this chapter. The final
chapter, Chapter 9, describes the design of a novel offset compensated digital
baseline restorer (BLR) and a hybrid interpolator. The behavior of the devices is
configured using Very High-Speed Integrated Circuits Hardware Description Lan-
guage (VHDL) and validated on a Field Programmable Gate Array (FPGA).

Kim Ho Yeap
Associate Professor,
Department of Electronic Engineering,
Faculty of Engineering and Green Technology,
Universiti Tunku Abdul Rahman,
Malaysia

Jonathan Javier Sayago Hoyos
Postdoctoral Researcher,
Instituto de Energías Renovables,
Universidad Nacional Autónoma de México,
México
Section 1

Introduction to Microchips
1. Introduction

The technological advancement of integrated circuit chips (or colloquially referred to as an IC, a chip, or a microchip) has progressed in leaps and bounds. In the span of less than half a century, the number of transistors that can be fabricated in a chip and the speed of which have increased close to 500 and 5000 times, respectively. Back in the old days, about five decades ago, the number of transistors found in a chip was, even at its highest count, less than 5000. Take, for example, the first and second commercial microprocessors developed in 1971 and 1972. Fabricated in the large-scale integration (LSI) era, the Intel 4004 4-bit microprocessor comprised merely 2300 transistors and operated with a maximum clock rate of 740 kHz. Similarly, the Intel 8008 8-bit microprocessor released immediately a year later after its 4-bit counterpart comprised merely 3500 transistors in it and operated with a 800 kHz maximum clock rate. Both these two microprocessors were developed using transistors with 10 $\mu$m feature size. Today, the number of transistors in a very large-scale integration (VLSI) (or some prefer to call it the giant large-scale integration [GLSI]) chip can possibly reach 10 billion, with a feature size less than 10 nm and a clock rate of about 5 GHz. In April 2019, two of the world's largest semiconductor foundries—Taiwan Semiconductor Manufacturing Company Limited (TSMC) and Samsung Foundry—announced their success in reaching the 5 nm technology node, propelling the miniaturization of transistors one step further to an all new bleeding edge [1].

According to the announcement made in the IEEE International Electron Devices Meeting in San Francisco, the TSMC's 5 nm chip would be produced in high volume in the first half of 2020 [2, 3]. TSMC has also started work on their 3 nm nodes [3].

There is little doubt that the electronics world has experienced a quantum leap in its technology for the past 50 years or so and this, to a large extent, is due to the rapid improvement in the performance, power, area, cost and "time to market" of an IC chip. This chapter provides a succinct illustration on the historical evolution of the IC chip, a general overview of the fundamental building block of the chip—the field-effect transistors, and a brief description of the IC design process.

2. A brief history

The thermionic triode was regarded as the predecessor of transistors that are prevalently used to build electronic devices today. Being invented in 1907, the triodes were made of vacuum tubes which were relatively large in size and were naturally cumbersome to be used. In December 1947, however, three physicists working in the AT&T Bell Laboratories—Dr. Walter Houser Brattain, Dr. John Bardeen and Dr. William Bradford Shockley, Jr.—achieved a remarkable scientific
Chapter 1

Introductory Chapter: Integrated Circuit Chip

Kim Ho Yeap, Muammar Mohamad Isa and Siu Hong Loh

1. Introduction

The technological advancement of integrated circuit chips (or colloquially referred to as an IC, a chip, or a microchip) has progressed in leaps and bounds. In the span of less than half a century, the number of transistors that can be fabricated in a chip and the speed of which have increased close to 500 and 5000 times, respectively. Back in the old days, about five decades ago, the number of transistors found in a chip was, even at its highest count, less than 5000. Take, for example, the first and second commercial microprocessors developed in 1971 and 1972. Fabricated in the large-scale integration (LSI) era, the Intel 4004 4-bit microprocessor comprised merely 2300 transistors and operated with a maximum clock rate of 740 kHz. Similarly, the Intel 8008 8-bit microprocessor released immediately a year later after its 4-bit counterpart comprised merely 3500 transistors in it and operated with a 800 kHz maximum clock rate. Both these two microprocessors were developed using transistors with 10 $\mu$m feature size. Today, the number of transistors in a very large-scale integration (VLSI) (or some prefer to call it the giant large-scale integration [GLSI]) chip can possibly reach 10 billion, with a feature size less than 10 nm and a clock rate of about 5 GHz. In April 2019, two of the world’s largest semiconductor foundries—Taiwan Semiconductor Manufacturing Company Limited (TSMC) and Samsung Foundry—announced their success in reaching the 5 nm technology node, propelling the miniaturization of transistors one step further to an all new bleeding edge [1]. According to the announcement made in the IEEE International Electron Devices Meeting in San Francisco, the TSMC’s 5 nm chip would be produced in high volume in the first half of 2020 [2, 3]. TSMC has also started work on their 3 nm nodes [3].

There is little doubt that the electronics world has experienced a quantum leap in its technology for the past 50 years or so and this, to a large extent, is due to the rapid improvement in the performance, power, area, cost and “time to market” of an IC chip. This chapter provides a succinct illustration on the historical evolution of the IC chip, a general overview of the fundamental building block of the chip—the field-effect transistors, and a brief description of the IC design process.

2. A brief history

The thermionic triode was regarded as the predecessor of transistors that are prevalently used to build electronic devices today. Being invented in 1907, the triodes were made of vacuum tubes which were relatively large in size and were naturally cumbersome to be used. In December 1947, however, three physicists working in the AT&T Bell Laboratories—Dr. Walter Houser Brattain, Dr. John Bardeen and Dr. William Bradford Shockley, Jr.—achieved a remarkable scientific...
breakthrough when they successfully constructed the solid-state equivalence of the thermionic triode, i.e. the first point-contact germanium transistor. As can be seen in Figure 1, the solid-state transistor that they developed consisted of an n-type germanium crystal block and two layers of gold foils placed in close proximity with each other. The foils acted as the contacts of the transistor. Together with the contact at the base, the transistor had a total of three contacts—which were named the emitter, collector and base contacts. When a small current was applied to the emitter contact, the output current at the emitter and base contacts would be amplified [4, 5].

In comparison with its predecessor, the solid-state transistor was diminutive in size. It also consumed much lower power, operated at relatively lower temperature and gave significantly faster response time. It is therefore apparent that the semiconductor transistor is more superior to its conventional vacuum tube brethren. Owing to its advantages and viability, the vacuum tubes were eventually replaced by the solid-state electronic devices. The inexorable widespread usage of the semiconductor transistors in electronic circuits has triggered a dramatic revolution in the electronic industries, kicking off the era of semiconductor. Because of this significant contribution, Bardeen, Brattain and Shockley were awarded the Nobel Prize in Physics in 1956 [4].

It is worthwhile noting that, when the solid-state device was first introduced, it was not coined the term “transistor.” Instead, it was generally referred to as the “semiconductor triode.” According to the “Memorandum for File” published by the Bell Telephone Laboratories (BTL) [6], six names had been proposed for the device—namely, “semiconductor triode,” “surface states triode,” “crystal triode,” “solid triode,” “iotatron” and “transistor.” The word “transistor” (which originates from the abbreviated combinations of the words “transconductance” and “varistor”) proposed by Dr. John Robinson Pierce of BTL had ultimately turned out to be the winner of the internal poll [6].

The first silicon transistor was developed by Dr. Morris Tanenbaum of BTL in January 1954, whereas the first batch of commercially available silicon transistors were manufactured by Dr. Gordon Kidd Teal of Texas Instruments (TI) in the same year. In 1955, the first diffused silicon transistor made its appearance. To reduce the resistivity of the collector, the transistor with an epitaxial layer

![Figure 1. An early model of the point-contact transistor.](image-url)
deposited onto it was developed in 1960. In the same year, the planar transistor was proposed by Dr. Jean Amedee Hoerni [4, 7].

In 1958, Jack St. Clair Kilby, who was then an engineer in TI, successfully developed the first integrated circuit (IC). The device was just a simple 0.5 inch germanium bar, with a transistor, a capacitor and three resistors connected together using fine platinum wires. About half a year later in 1959, Dr. Robert Norton Noyce from Fairchild Camera (also one of the cofounders of Intel Corporation) invented independently his own IC chip. The interconnection in Noyce’s 4 inch silicon wafer was realized by means of etching the aluminum film which was first deposited onto a layer of oxide [7]. Both Kilby and Noyce shared the patent right for the invention of the integrated circuit. In 2000, Kilby was awarded the Nobel Prize in Physics “for his part in the invention of the integrated circuit.”

The first silicon transistor was developed by Dr. Morris Tanenbaum of BTL in 1955. In comparison with its predecessor, the solid-state transistor was diminutive in size. It also consumed much lower power, operated at relatively lower temperature and gave significantly faster response time. It is therefore apparent that the semiconductor transistor is more superior to its conventional vacuum tube brethren. It is worthwhile noting that, when the solid-state device was first introduced, it was not coined the term “transistor.” Instead, it was generally referred to as the solid triode, “iotatron” and “transistor.” The word “transistor” (which originates from the abbreviated combinations of the words “transconductance” and “varistor”) was proposed by Dr. John Robinson Pierce of BTL had ultimately turned out to be the winner of the internal poll [6].

Bardeen, Brattain and Shockley were awarded the Nobel Prize in Physics in 1956 [4]. It is significant to note that, when the solid-state device was first introduced, it was not coined the term “transistor.” Instead, it was generally referred to as the solid triode, “iotatron” and “transistor.” The word “transistor” (which originates from the abbreviated combinations of the words “transconductance” and “varistor”) was proposed by Dr. John Robinson Pierce of BTL had ultimately turned out to be the winner of the internal poll [6].

The first computer was built at the University of Manchester in November 1953 was widely regarded as the first transistor computer. Like the first transistor computer, most other electronic devices built before 1960 were actually based on germanium transistors. Although silicon transistors had already been developed in the mid-1950s, design engineers were more prone to using germanium than silicon. This is because the technology of germanium devices was very well established at that time and the reliability and yields of the silicon transistor were nowhere close to its germanium brethren [8]. Also, germanium switching diodes exhibited lower threshold voltage than silicon devices, allowing electronic devices made from germanium to be switched on at lower voltage drops [8]. The normal operating temperature of germanium devices, however, did not exceed 70°C, whereas silicon devices could operate well beyond 125°C. Hence, silicon was only used by the military establishment at that time for applications which were to operate at high temperature [8]. Besides its tenacity in withstanding temperature, silicon is also found to have lower leakage voltage and higher thermal conductivity than germanium [8]. These, however, were not the precipitating factors for silicon to replace germanium. It was the development of the oxide masking technique by Carl John Frosch and Lincoln Derick of BTL in 1955 which marked the pivoting point for the role played between silicon and germanium. Researchers found that an oxide film could be easily grown on the surface of a silicon substrate, but attempts to grow a stable oxide layer onto the germanium surface ended in total dismay [8]. BTL ceased meaningful research on germanium since then, and by the end of 1960, most of the electronic devices have been dominated by silicon. During these 5 years, researchers achieved several major technological innovations with the applications of the oxide films—some of which include the fabrication of the monolithic integrated circuit and the invention of the metal oxide semiconductor field-effect transistor (MOSFET) [8]. These innovations reinforce the status of silicon as the key element in electronic devices. In 1961, the first computer made from silicon IC chips was dedicated to the US Air Force.

Since the advent of the solid-state transistor and the demonstration on the workability of the IC chip about some 70 years ago, the electronic industries have been prospering hitherto. IC chips are now closely interwoven with human’s life. They have, in many aspects, become indispensable to mankind. Indeed, one can easily
find traces of IC chips intermingle into areas which intertwine seamlessly with the fabric of mankind’s living hood. Some of these areas include transportation, telecommunication, security, medicine and entertainment, just to name a few.

3. Moore’s law

In the article published in April 1965, one of the cofounders of Intel Corporation, Dr. Gordon Earle Moore, predicted that the number of electronic components (which include not just transistors but capacitors, resistors, inductors, diodes, etc. as well) in an IC chip would double every year [9]. Ten years later, Moore revised his prediction to a doubling of every 2 years. Moore’s prediction, which is more commonly known as Moore’s law nowadays, has been widely used by the IC manufacturers as a tool to predict the increase of components in a chip for the coming generations [10]. To date, Moore’s law has been proven to have held valid for close to half a century. Table 1 tabulates the progressive trend of the integration level for the semiconductor industry. It can be observed from the table that the number of transistors that can be fabricated in a chip has been growing continuously over the years. In fact, this growth has been in close agreement with Moore’s law. In order to highlight the technological advancement in the IC industries, each decade since the inception of the semiconductor transistor has been earmarked as a different era. Eight eras have existed hitherto—they are the small-scale integration (SSI), medium-scale integration (MSI), large-scale integration (LSI), very large-scale integration (VLSI), ultra-large-scale integration (ULSI), super large-scale integration (SLSI), extra-large-scale integration (ELSI) and giant large-scale integration (GLSI) eras. During the VLSI era, a microprocessor was fabricated for the first time into a single IC chip. Although this era has now long passed, the VLSI term is still being commonly coined today. This is partly due to the absence of a significant qualitative leap between VLSI and its subsequent eras, and partly, it is also because IC engineers have been so used to this term; they decided to continue adopting it.

<table>
<thead>
<tr>
<th>Integration level</th>
<th>Year</th>
<th>Number of transistors in a chip</th>
</tr>
</thead>
<tbody>
<tr>
<td>Small-scale integration (SSI)</td>
<td>Late 1940s to late 1950s</td>
<td>Less than 100</td>
</tr>
<tr>
<td>Medium-scale integration (MSI)</td>
<td>Late 1950s to late 1960s</td>
<td>Between 100 and 1000</td>
</tr>
<tr>
<td>Large-scale integration (LSI)</td>
<td>Late 1960s to late 1970s</td>
<td>Between 1000 and 10,000</td>
</tr>
<tr>
<td>Very large-scale integration (VLSI)</td>
<td>Late 1970s to late 1980s</td>
<td>Between 10,000 and 100,000</td>
</tr>
<tr>
<td>Ultra-large-scale integration (ULSI)</td>
<td>Late 1980s to late 1990s</td>
<td>Between 100,000 and 1000,000</td>
</tr>
<tr>
<td>Super large-scale integration (SLSI)</td>
<td>Late 1990s to late 2000s</td>
<td>Between 1000,000 and 10,000,000</td>
</tr>
<tr>
<td>Extra-large-scale integration (ELSI)</td>
<td>Late 2000s to late 2010s</td>
<td>Between 10,000,000 and 100,000,000</td>
</tr>
<tr>
<td>Giant large-scale integration (GLSI)</td>
<td>Late 2010s to late 2020s</td>
<td>More than 100,000,000</td>
</tr>
</tbody>
</table>

Table 1. Integration level of an integrated circuit chip.
4. The field-effect transistors

Today, the transistors fabricated in an IC chip are mostly MOSFETs. The earliest paper describing the operation principle of a MOSFET can be traced back to that reported in Julius Edgar Lilienfeld’s patent in 1933 [11]. Unfortunately, the technology at that time was inadequate to allow Lilienfeld’s idea to be physically materialized. In 1959, Dr. Dawon Kahng and Dr. Martin M. (John) Atalla at the BTL successfully constructed the MOSFET [12]. In 1963, two engineers from the Radio Corporation of America (RCA) Princeton laboratory, Dr. Steven R. Hofstein and Dr. Frederic P. Heiman, presented the theoretical description on the fundamental nature of the silicon planar MOSFET [13]. In the same year, Dr. Tom Chih-Tang Sah and Dr. Frank Marion Wanlass of Fairchild Semiconductor invented the first complementary metal oxide semiconductor (CMOS) logic circuit [14]. In 1989, Dr. Digh Hisamoto and his team member at Hitachi Central Research Laboratory introduced the fin field-effect transistor or better known as the FinFET—a non-planar MOSFET modified from its planar counterpart. Although the FinFET was found to possess various advantages over the planar MOSFET, it was not adopted by the industries then. This was partly due to the difficulty in fabricating its three-dimensional structure and, partly, also because the planar MOSFETs still had plenty of rooms to be improved further. Having realized that the planar MOSFET was gradually approaching its bottleneck in its technological advancement, chipmakers started to resort to FinFETs in the fabrication of high-end electronic devices (such as microprocessors) in 2011.

4.1 The MOSFET

The MOSFET is nothing more than a device which operates as an electronic switch. Figure 2 shows the basic structure of the MOSFET. The transistor comprises four terminals, namely, the drain (D), source (S), gate (G) and substrate or body (B) terminals. As can be clearly seen from the figure, the device constitutes three layers—a polysilicon layer (which forms the gate terminal), an oxide layer (known the gate oxide) and a single-crystal semiconductor layer (known as the substrate). In the early days, the gate terminal was made of aluminum. It is from these three layers of materials that the FET device acquired its name. In the mid-1970s, however, the gate material was replaced with polysilicon. When ion implantation was introduced to form the self-aligned source and drain terminals in the 1970s, a high-temperature (higher than 1000°C) annealing process was required to repair the damaged crystal structure at the surface of the substrate, as a result of the energetic dopant ion bombardment and to activate the dopant [15]. IC engineers observed that the aluminum gate melted during the annealing process. This is because aluminum has a melting point of about 660.3°C. In order to overcome this problem, polysilicon which has a melting point of about 1414°C was employed as the replacement for gate material. Although the gate today is no longer made of aluminum, the term MOSFET has been so widely accepted that it stays until today.

The basic operation principle of a MOSFET is actually quite straightforward. When a voltage source is connected in between the drain and source terminals, a conducting channel is to be formed between the two terminals to allow the current to flow. The channel is commonly referred to as the inversion layer since the charges accumulated at the channel oppose those of the substrate. In this case, the gate terminal acts like a switch which controls the formation of the inversion layer. When sufficient voltage drop (and, of course, with the appropriate polarity) is applied to the gate terminal, carriers would be attracted to the gate oxide-substrate interface to form the inversion layer.
A MOSFET can be classified into two types, depending on the dopants in the drain and source terminals, as well as the substrate. When both the drain and source terminals, in a p-type substrate, are heavily doped with donor ions (such as phosphorous or arsenic), a negative channel is to be formed in between them to conduct current. On the other hand, when both terminals, in an n-type substrate, are heavily doped with acceptor ions (such as boron), a positive channel is to be formed. The former device is therefore known as a negative channel MOSFET or an NMOS transistor, while the latter is known as a positive channel MOSFET or a PMOS transistor. Figure 3 shows the circuit symbols of both PMOS and NMOS transistors [4].

The size of a MOSFET transistor is measured by the gate length, which is also commonly known as the feature size or feature length as is denoted by the symbol $L$. The size of the transistor has been shrinking tremendously over the years. This allows a higher number of transistors to be fitted into a single die. Overseen by the Taiwan Semiconductor Industry Association (TSIA), the US Semiconductor Association (SIA), the European Semiconductor Industry Association (ESIA), the Japan Electronics and Information Technology Industries Association (JEITA) and the Korean Semiconductor Industry Association (KSIA), the International Technology Roadmap of Semiconductor (ITRS) is charted to forecast how the technology node is expected to evolve. The purpose of the ITRS is to ensure healthy growth of the IC industries. Table 2 tabulates the progressive reduction of the feature size published in ITRS 2.0 [16]. In order to provide a clear outline to simplify academic, manufacturing, supply and research coordination regarding the development of electronic devices and systems, the ITRS was continued by the International Roadmap for Devices and Systems (IRDS) in 2018 [17].

4.2 The FinFET

As the feature size reduces to the submicron regimes, fields at the source and drain regions become comparatively high, and this may induce certain adverse effects to the charge distribution. Some of the examples of these short-channel effects are the threshold voltage roll-off in the linear region, drain-induced barrier lowering (DIBL) and bulk punch-through [18]. To suppress these effects, additional steps such as the introduction of retrograde well, the deposition of the sidewall spacers, lightly doped drain (LDD) implantation, halo implantation, etc. have been introduced into the IC fabrication process [19]. As the device continues to shrink,
A MOSFET can be classified into two types, depending on the dopants in the drain and source terminals, as well as the substrate. When both the drain and source terminals, in a p-type substrate, are heavily doped with donor ions (such as phosphorous or arsenic), a negative channel is to be formed in between them to conduct current. On the other hand, when both terminals, in an n-type substrate, are heavily doped with acceptor ions (such as boron), a positive channel is to be formed. The former device is therefore known as a negative channel MOSFET or an NMOS transistor, while the latter is known as a positive channel MOSFET or a PMOS transistor. Figure 3 shows the circuit symbols of both PMOS and NMOS transistors [4].

The size of a MOSFET transistor is measured by the gate length, which is also commonly known as the feature size or feature length as is denoted by the symbol $L$. The size of the transistor has been shrinking tremendously over the years. This allows a higher number of transistors to be fitted into a single die. Overseen by the Taiwan Semiconductor Industry Association (TSIA), the US Semiconductor Association (SIA), the European Semiconductor Industry Association (ESIA), the Japan Electronics and Information Technology Industries Association (JEITA) and the Korean Semiconductor Industry Association (KSIA), the International Technology Roadmap of Semiconductor (ITRS) is charted to forecast how the technology node is expected to evolve. The purpose of the ITRS is to ensure healthy growth of the IC industries. Table 2 tabulates the progressive reduction of the feature size published in ITRS 2.0 [16]. In order to provide a clear outline to simplify academic, manufacturing, supply and research coordination regarding the development of electronic devices and systems, the ITRS was continued by the International Roadmap for Devices and Systems (IRDS) in 2018 [17].

4.2 The FinFET

As the feature size reduces to the submicron regimes, fields at the source and drain regions become comparatively high, and this may induce certain adverse effects to the charge distribution. Some of the examples of these short-channel effects are the threshold voltage roll-off in the linear region, drain-induced barrier lowering (DIBL) and bulk punch-through [18]. To suppress these effects, additional steps such as the introduction of retrograde well, the deposition of the sidewall spacers, lightly doped drain (LDD) implantation, halo implantation, etc. have been introduced into the IC fabrication process [19]. As the device continues to shrink, curbing the short-channel effects turns out to be a strenuous task. When the feature size approaches the subnanometer range (i.e. 90 nm and below), static leakage current due to the short-channel effects has become a serious problem.

When the technology node reached 22 nm in 2011, Intel Corporation announced the fabrication of the tri-gate transistor, replacing the conventional planar MOSFET. Better known as the FinFET, this device has a three-dimensional transistor structure, as depicted in Figure 4 [20]. It is apparent from the figure, a FinFET is named so because of the protruding source and drain terminals from its substrate surface, which resemble the fins of a fish. Since the gate wraps around the inversion layer, FinFETs provide higher current flow from the source to the drain terminals. This protruding fin structure also allows better control of the current flow, i.e. it reduces current leakage considerably when the device is at its “off-state” and minimizes short-channel effects at its “on-state”. Since the device has lower threshold voltage than the planar MOSFET, a FinFET can also operate at relatively lower voltage drops. In a nutshell, the FinFET shows less leakage, faster switching and lower power consumption in comparison to its planar counterpart.

5. IC design flow

Generally, the design process of an IC chip involves three stages—namely, the (i) behavioral, (ii) logic circuit and (iii) layout representations [4, 21]. At the end of each stage, verification is to be performed before proceeding to the next. Hence, it is common to have repetitions and iterations in the processes [4, 21].

5.1 Behavioral representation

At the initial stage of IC design, it is important to be specific on the functionalities of the chip. The design architecture is to be drawn out. Verilog or SystemVerilog hardware description language (HDL) is used to define the behavior of the IC chip.
5.2 Logic circuit representation

Once the HDL codes are successfully simulated, functional blocks from standard cell libraries are used to synthesize the behavioral representation of the design into logic circuit representation. Once the design is verified, the gate-level netlist is generated. The netlist consists of important information of the circuit such as the connectivity and nodes and is necessary in order to develop the layout of the design.

5.3 Layout representation

The physical layout of the design is created at the final stage. The process starts with floor planning which defines the core and routing areas of the chip. In order to optimize the design, the building blocks are usually adjusted and orientated by IC designers. This process is known as placement. Once this is completed, a routing process is performed to interconnect the building blocks.

6. Microchip fabrication

To fabricate the chip, the layout is sent to a fab or a foundry. In a fab, a single-crystal semiconductor ingot is first grown. Wafers are then sliced from the ingot. The layout is printed onto the dice in each wafer.

The fabrication process for NMOS and PMOS transistors is similar. The main differences lie within the types and density of dopants applied to the substrate—specifically in the formation of well, threshold voltage $V_{TH}$ adjust implantation, LDD implantation, source/drain implantation, etc. The process flow of fabricating a planar MOSFET is summarized in the following sections, and it is also graphically depicted in Figure 5. The process of chip fabrication can be broadly separated into five stages, i.e. (i) well formation, (ii) device isolation, (iii) transistor making, (iv) interconnection and (v) passivation [15].

6.1 Well formation

Initially, a p-type single-crystal silicon wafer is prepared (Figure 5(i)). In order to form a P (for NMOS) or N (for PMOS) well, screen oxide is first grown on the surface of the substrate (Figure 5(ii)). A high-energy ion implantation is then
Once the HDL codes are successfully simulated, functional blocks from standard cell libraries are used to synthesize the behavioral representation of the design into logic circuit representation. Once the design is verified, the gate-level netlist is generated. The netlist consists of important information of the circuit such as the connectivity and nodes and is necessary in order to develop the layout of the design.

5.3 Layout representation

The physical layout of the design is created at the final stage. The process starts with floor planning which defines the core and routing areas of the chip. In order to optimize the design, the building blocks are usually adjusted and orientated by IC designers. This process is known as placement. Once this is completed, a routing process is performed to interconnect the building blocks.

6. Microchip fabrication

To fabricate the chip, the layout is sent to a fab or a foundry. In a fab, a single-crystal semiconductor ingot is first grown. Wafers are then sliced from the ingot. The layout is printed onto the dice in each wafer.

The fabrication process for NMOS and PMOS transistors is similar. The main differences lie within the types and density of dopants applied to the substrate—specifically in the formation of well, threshold voltage $V_{TH}$ adjust implantation, LDD implantation, source/drain implantation, etc. The process flow of fabricating a planar MOSFET is summarized in the following sections, and it is also graphically depicted in Figure 5. The process of chip fabrication can be broadly separated into five stages, i.e. (i) well formation, (ii) device isolation, (iii) transistor making, (iv) interconnection and (v) passivation [15].

6.1 Well formation

Initially, a p-type single-crystal silicon wafer is prepared (Figure 5(i)). In order to form a P (for NMOS) or N (for PMOS) well, screen oxide is first grown on the surface of the substrate (Figure 5(ii)). A high-energy ion implantation is then performed.

Figure 5.
The fabrication process of a MOSFET.
performed to form the well (Figure 5(iii)). The wafer subsequently undergoes annealing and drive-in processes to, respectively, repair the lattice damage caused by the high-energy ion bombardment and to activate the dopant.

6.2 Device isolation

Next, shallow trench isolation STI is employed to isolate neighboring devices. Initially, pad oxide is grown via dry oxidation (Figure 5(iv)). Chemical vapor deposition CVD technique is then applied to deposit a layer of silicon nitride Si$_3$N$_4$ onto the oxide surface (Figure 5(v)). Pad oxide acts as a stress buffer to avoid cracks on the nitride film, whereas nitride film acts as a mask for silicon etching. A layer of photoresist is subsequently deposited onto the nitride layer (Figure 5(vi)). Lithography is performed to develop patterns on the photoresist (Figure 5(vii)). The nitride film and pad oxide are etched in accordance with the pattern formed at the photoresist (Figure 5(viii) and(ix)). The area protected under the nitride mask is known as the active region. As soon as the photoresist is stripped (Figure 5(x)), the substrate undergoes reactive ion etching (RIE) to form trenches (Figure 5(xi)). A thin layer of barrier oxide is grown in the trenches so as to block impurities from diffusing into the substrate during the CVD process. The trenches are then filled with oxide via the CVD process (Figure 5(xii)). The oxide at the surface of the substrate is removed using the chemical mechanical polishing (CMP) technique (Figure 5(xiii)). The STI is completed after annealing is performed, and the nitride and pad oxide layers are etched.

6.3 Transistor making

A thin layer of gate oxide is applied via dry oxidation (Figure 5(xiv)). Threshold voltage $V_{TH}$ adjust implantation is subsequently performed. This is then followed by thermal annealing to repair the lattice damage at the substrate surface. A layer of polysilicon is deposited onto the substrate surface after the annealing process (Figure 5(xv)). The polysilicon is then etched according to the dimension of the feature size and annealed to form the polysilicon gate.

Once the gate is formed, LDD is implanted to suppress hot electron effect in deep submicron MOSFETs (Figure 5(xvii)). The CVD process is applied to deposit a layer of silicon nitride Si$_3$N$_4$ onto the surface of the substrate (Figure 5(xviii)). The nitride film is etched to form sidewall spacers at both sides of the gate (Figure 5(xix)). The source/drain dopant is then implanted into the substrate. The substrate subsequently undergoes annealing after the implantation process (Figure 5(xx)). This is then followed by the removal of the thin oxide layer. A layer of titanium or cobalt is then deposited onto the surface. Rapid thermal annealing (RTA) is employed to form the self-aligned silicide layers on the gate and source/drain surfaces. At the final stage of the transistor fabrication process, the unreacted titanium or cobalt layer is etched away (Figure 5(xxi)).

6.4 Interconnection

Once the arrays of transistors are fabricated, metallization is required to interconnect the transistors so as to form electrical circuitries. In the interconnection stage, a layer of premetal dielectric (PMD) is first formed by depositing a layer of borophosphosilicate glass BPSG onto the substrate surface (Figure 5(xxii)). The PMD acts as the first layer of insulator for multilevel interconnection. After the die is annealed, the BPSG is etched to form source/drain contacts (Figure 5(xxiii)). Metallization is applied by depositing and etching aluminum (Al) on the contacts.
Voltage VTH adjust implantation is subsequently performed. This is then followed by the high-energy ion bombardment and to activate the dopant. Annealing and drive-in processes to, respectively, repair the lattice damage caused by the high-energy ion bombardment and to activate the dopant.

6.3 Transistor making

The nitride film and pad oxide are etched in accordance with the pattern formed at the self-aligned silicide layers on the gate and source/drain surfaces. At the final stage of transistor fabrication process, the unreacted titanium or cobalt layer is etched away. Once the arrays of transistors are fabricated, metallization is required to interconnect different levels of metal layers. Metallization is applied by depositing and etching aluminum (Al) on the contacts.

6.4 Interconnection

Once the gate is formed, LDD is implanted to suppress hot electron effect in deep submicron MOSFETs. The CVD process is applied to deposit a layer of silicon nitride Si3N4 by thermal annealing to repair the lattice damage at the substrate surface. A layer of titanium or cobalt is then deposited onto the surface. Rapid thermal annealing (RTA) is employed to form the rapid thermal annealing (RTA) silicide layer.

6.5 Passivation

The passivation layer is the final dielectric layer deposited onto the die after the last metal interconnection is formed. Silicon nitride is usually used as the passivation layer.

7. Packaging

To protect the chip from harsh external environment (e.g. being exposed to UV light or moisture or being scratched), it is essential to encapsulate the chip in a ceramic or plastic package—a process known as packaging. The three most commonly used packaging techniques are (i) wire bonding, (ii) flip chip and (iii) tape-automated bonding (TAB) [10]. IC packaging marks the end of the entire chip manufacturing process. The chip is therefore ready to be released to the market, once the packaging process is completed.

Phosphosilicate glass PSG is used as the insulator material for the subsequent levels of metal interconnections. The insulator layers after PMD is known as the intermetal dielectric (IMD) layers. Vials filled with tungsten are usually used to interconnect different levels of metal layers. (Figure 5(xxiv)). Phosphosilicate glass PSG is used as the insulator material for the subsequent levels of metal interconnections. The insulator layers after PMD is known as the intermetal dielectric (IMD) layers. Vials filled with tungsten are usually used to interconnect different levels of metal layers.
References


Section 2

Microchip Design Methods
Chapter 2
Ultra-Low-Voltage IC Design

Methods

Daniel Arbet, Lukas Nagy and Viera Stopjakova

Abstract

The emerging nanoscale technologies inherently offer transistors working with low voltage levels and are optimized for low-power operation. However, these technologies lack quality electronic components vital for reliable analog and/or mixed-signal design (e.g., resistor, capacitor, etc.) as they are predominantly used in high-performance digital designs. Moreover, the voltage headroom, ESD properties, the maximum current densities, parasitic effects, process fluctuations, aging effects, and many other parameters are superior in verified-by-time CMOS processes using planar transistors. This is the main reason, why low-voltage, low-power high-performance analog and mixed-signal circuits are still being designed in mature process nodes. In the proposed chapter, we bring an overview of main challenges and design techniques effectively applicable for ultra-low-voltage and low-power analog integrated circuits in nanoscale technologies. New design challenges and limitations linked with a low value of the supply voltage, the process fluctuation, device mismatch, and other effects are discussed. In the later part of the chapter, conventional and unconventional design techniques (bulk-driven approach, floating-gate, dynamic threshold, etc.) to design analog integrated circuits towards ultra-low-voltage systems and applications are described. Examples of ultra-low-voltage analog ICs blocks (an operational amplifier, a voltage comparator, a charge pump, etc.) designed in a standard CMOS technology using the unconventional design approach are presented.

Keywords:
analog/mixed-signal IC design, unconventional design approach, bulk-driven design, ultra-low-voltage, ultra-low-power, standard nanoscale CMOS technology

1. Introduction

The design of ultra-low-voltage (ULV) and low-power (LP) analog and mixed-signal ICs in modern nanotechnologies represents a real challenge for circuit designers and researches, since it introduces several limitations in numerous aspects. Firstly, since advanced nanoscale technologies offer a possibility to design analog, digital, and radio-frequency (RF) circuits as well as micro-electro-mechanical systems (MEMS) on a single chip, there is usually issue of a common value of the supply voltage. With the technology development, the value of the supply voltage is scaled down significantly. However, the threshold voltage ($V_{TH}$) of the MOS devices is not lowered at the same pace. This fact reduced the voltage headroom for conventional circuit topologies (e.g., cascode structures) to operate.
Chapter 2

Ultra-Low-Voltage IC Design Methods

Daniel Arbet, Lukas Nagy and Viera Stopjakova

Abstract

The emerging nanoscale technologies inherently offer transistors working with low voltage levels and are optimized for low-power operation. However, these technologies lack quality electronic components vital for reliable analog and/or mixed-signal design (e.g., resistor, capacitor, etc.) as they are predominantly used in high-performance digital designs. Moreover, the voltage headroom, ESD properties, the maximum current densities, parasitic effects, process fluctuations, aging effects, and many other parameters are superior in verified-by-time CMOS processes using planar transistors. This is the main reason, why low-voltage, low-power high-performance analog and mixed-signal circuits are still being designed in mature process nodes. In the proposed chapter, we bring an overview of main challenges and design techniques effectively applicable for ultra-low-voltage and low-power analog integrated circuits in nanoscale technologies. New design challenges and limitations linked with a low value of the supply voltage, the process fluctuation, device mismatch, and other effects are discussed. In the later part of the chapter, conventional and unconventional design techniques (bulk-driven approach, floating-gate, dynamic threshold, etc.) to design analog integrated circuits towards ultra-low-voltage systems and applications are described. Examples of ultra-low-voltage analog ICs blocks (an operational amplifier, a voltage comparator, a charge pump, etc.) designed in a standard CMOS technology using the unconventional design approach are presented.

Keywords: analog/mixed-signal IC design, unconventional design approach, bulk-driven design, ultra-low-voltage, ultra-low-power, standard nanoscale CMOS technology

1. Introduction

The design of ultra-low-voltage (ULV) and low-power (LP) analog and mixed-signal ICs in modern nanotechnologies represents a real challenge for circuit designers and researchers, since it introduces several limitations in numerous aspects. Firstly, since advanced nanoscale technologies offer a possibility to design analog, digital, and radio-frequency (RF) circuits as well as micro-electro-mechanical systems (MEMS) on a single chip, there is usually issue of a common value of the supply voltage. With the technology development, the value of the supply voltage is scaled down significantly. However, the threshold voltage \( V_{TH} \) of the MOS devices is not lowered at the same pace. This fact reduced the voltage headroom for conventional circuit topologies (e.g., cascode structures) to operate
correctly. Low value of the supply voltage may significantly influence the main parameters of analog ICs such as dynamic range (DR), power supply rejection (PSR), noise immunity, etc. The second limiting factor lies in the significant fluctuation of process parameters in nanoscale technologies that brings new requirements to IC design—circuits have to be robust enough against process, temperature, and voltage variations [1].

From the IC design point of view, one of the main problems caused by a lowered \( V_{DD} \) value is the reduction of useful voltage range for existing and standard circuit topologies. Analog circuits are suffering mostly from this limiting drawback. Decreasing the threshold voltage, as well as thinner layer of the gate oxide of a MOS (metal oxide semiconductor) transistor cause steep rising of the sub-threshold leakage current that is rather typical for nanotechnologies. These reasons do limit the further decrease of the threshold voltage. Figure 1 depicts the dependency of the \( V_{DD} \) level and the threshold voltage on the technology node that is predicted for years to come by IRDS (International Roadmap for Devices and Systems). One can observe that the threshold voltage cannot follow the trend of the supply voltage level decrease due to substantial leakage currents.

The minimum power supply voltage of CMOS analog ICs designed without dedicated low-voltage (LV) techniques is limited by a value given by the sum of the turn-on voltage \( V_{GS} \) of MOS transistor and required voltage swing. For example, the voltage of \( \approx 300 \) mV can be considered an average threshold voltage level in standard deep sub-micron CMOS fabrication process for transistors with reasonable channel length. This amount of external voltage applied between the gate and bulk terminal (or vice versa) is usually sufficient to introduce a strong inversion in the MOS structure and hence, turn-on the transistor. Another problem created by low supply voltages (\( V_{DD} \approx 600 \) mV and lower) is the limited voltage headroom for cascode circuit structures and stacked transistors [2]. Therefore, new design approaches focused on the low-voltage circuit topologies that can overcome limitations mentioned above are still required.

![Figure 1.](image)

*Scaling the supply voltage and threshold voltage in time.*
2. Low-voltage design techniques and approaches

In this section, the survey of low-voltage design techniques and approaches that can be used in a standard CMOS technology (no additional process steps) are presented. Generally, low-voltage design techniques can be divided into two groups: conventional methods and unconventional ones. Unconventional methods include bulk-driven (BD) approach, dynamic threshold technique, floating-gate method, quasi-floating gate, and bulk-driven quasi-floating gate approaches. However, only the circuits designed by the bulk-driven and dynamic threshold approaches can be implemented in the standard CMOS technologies without any modification of the fabrication process. On the other hand, the conventional techniques such as circuits with rail-to-rail input/output operating range, MOS transistors working in sub-threshold region, level shifter techniques or MOS transistor in self-cascode structure represent commonly used approaches in the area of low-voltage IC design.

Since only circuits designed by the bulk-driven approach can be implemented in pure CMOS technology, in this chapter, we focus on this LV circuit design technique. At the end of this chapter, some examples of experimental and silicon-proven analog/mixed-signal circuits designed by the BD approach are presented.

2.1 MOS transistor in sub-threshold operation region

Firstly, it is vital to explain the operation regions of the MOS transistor, since this is the most important aspect for analog IC design. The optimum IC design is characterized by the minimum power consumption, minimum silicon area and sufficient frequency response, gain and other circuit specifications. Analog and mixed-signal circuit design procedure of systems using (ultra) low-power supply voltage introduces an extra layer of challenges for even seasoned circuit designers. The problems low supply voltage introduces, negatively influence several design considerations, circuit attributes and possible design options. The first and foremost is the substantially limited inversion level the MOS transistors operate in. This results, among others, in higher mismatch between transistor parameters, exponential temperature sensitivity, and drastically lowered operational frequency. We must not forget the increased silicon area requirements due to large transistors compensating for low transconductance values, increased noise and difficulties with precise secondary effects modeling. All of the above are typical drawbacks of low-voltage/low-power circuit design and their application [3].

The second issue is topological. It lies in constrained possible number of stacked transistors, in order to ensure their operation in saturation region. According to [4], the theoretical lower limit for saturation voltage of a MOS transistor in deep the sub-threshold region is defined as \( V_{DSat(min)} \approx 4 \cdot \frac{kT}{q} \), which at room temperature, equals to approximately 105 mV. However, with increasing inversion level, this value grows with square root trend.

The situation has been greatly improved by the development of design-oriented charge-sheet based EKV MOS transistor model (named after its authors—Enz-Krummenacher-Vittoz) [5]. EKV model defines the parameters of MOS device dependent on continuous range of inversion level unlike the industry-standard threshold voltage-based BSIM models. EKV model also introduced the so-called \( g_m/I_D \) design approach, which avails simple, yet accurate hand-calculations, straightforward transistor sizing and complete technology independence. In [4], the author defines the level of inversion, also called inversion coefficient (IC) of a MOS structure by Eq. (1).
\[ IC = \left[ \ln \left( 1 + e^{\frac{V_{GS} - V_{TH}}{kT}} \right) \right]^2 = \frac{I_D}{I_{technology} \cdot W}, \]  

(1)

where \( V_{GS} \) is voltage between gate and source terminal of the MOS transistor, \( V_{TH} \) is a MOS transistor’s threshold voltage, \( n \) is sub-threshold so-called slope factor, \( U_T \) is Boltzmann’s thermal voltage (25.86 mV at room temperature), \( W \) is MOS transistor channel width, \( L \) is MOS transistor channel length, and \( I_{specific \ technology} \) specific, current when a square MOS device \( (W = L) \) is in the middle of inversion range \( IC = 1 \).

The point when \( IC = 1 \) also determines the conditions when the drain diffusion current equals drain drift current. The interpolated dependency of \textit{transconductance efficiency}—\( g_m/\text{\textit{ID}} \) as a function of \( IC \) is defined by Eq. (2). It represents very powerful formula since it is completely technology independent [6]. Furthermore, it can be easily implemented into a spreadsheet, introducing automated calculations and transistor sizing.

\[ \frac{g_m}{I_D} = \frac{1}{nU_T \cdot \left( \frac{1}{2} + \sqrt{\frac{1}{4} + IC} \right)} \]  

(2)

Figure 2 depicts the dependency of \( g_m/\text{\textit{ID}} \) on the inversion coefficient—\( IC \), governed by Eq. (2). The area where \( IC \leq 0.1 \) represents the sub-threshold operation region that is also called weak inversion. The MOS transistor operating under these conditions exhibits high voltage gain, low drain current, low saturation voltage but also large dimensions in order to compensate low transconductance and very low cut-off frequency. When inversion coefficient becomes \( IC \geq 10 \), the MOS devices is operating in \textit{strong inversion} or above the threshold voltage—the traditional working conditions. MOS transistor can process signals at high frequencies and does not require much of silicon area. However, the gain lowers and the drain current increases. The region in between of the weak and strong inversion \((0.1 \leq IC \geq 10)\) describes a smooth transition between these two states. It is often called a \textit{moderate inversion} and it represents a very good trade-off of the transistor and circuit parameters. Furthermore, the modern nanoscale CMOS technologies, working with lowered power supply voltage, are shifting the transistor operation into the

Figure 2. \( g_m/\text{\textit{ID}} \) as a function of inversion coefficient—\( IC \).
moderate inversion, as the voltage headroom decreases and the level of the threshold voltage remains fairly constant over time (Figure 1).

2.2 Bulk-driven design approach

In the conventional approaches, MOS transistor is usually controlled by its gate potential. However, the current flowing through the device can also be modulated by the bulk-source voltage $V_{BS}$, which is usually considered a parasitic effect and may introduce undesired body transconductance $g_{mb}$. In the BD design approach, the input signal is applied to the transistor bulk, while a bias voltage is connected to the gate in order to establish a channel between the source and drain terminals. If a constant $V_{GS}$ is kept as the bias voltage and the input signal is applied to the bulk electrode, then a JFET-like transistor behavior can be obtained. In other words, the inversion channel width is modulated according to the voltage applied to the bulk. Using the bulk as the signal input results in significantly reduced need to overcome the threshold voltage at the MOS transistor.

The effect of the $V_{BS}$ on the drain current is embedded in the threshold voltage $V_{TH}$. The threshold voltage of MOS transistor can be expressed by Eq. (3). It also serves as very important link between $g_m/I_D$, IC and bulk-driven design approaches.\[V_{TH} = V_{TH0} \pm \gamma \left( \sqrt{2|\Phi_F| - V_{BS}} - \sqrt{2|\Phi_F|} \right), \quad (3)\]

where $V_{TH0}$ is the threshold voltage with $V_{BS} = 0$ V, $\gamma$ is technology-specific body factor, and $\Phi_F$ is technology-specific Fermi’s potential.

Thus, changes in $V_{BS}$ value will result in modification of $V_{TH}$, which will inevitably modify the inversion coefficient according to Eq. (1) and finally, control the MOS transistor drain current.

In order to analyze the properties of a MOS transistor driven by the bulk terminal, the conventional gate-driven and bulk-driven single stage common-source amplifiers, depicted in Figures 3 and 4, have been investigated and compared.

From Figures 3 and 4, it can be observed that the input capacitance of the BD single stage amplifier will be higher than in the case of the GD amplifier. It is caused by a parasitic capacitance $C_{bus}$ between the bulk and substrate terminals. In the case of the GD amplifier, the input capacitance depends on $C_{gb}$ and $C_{gd}$ capacitances, while the BD amplifier has the input capacitance dependent on the bulk-source $C_{bs}$, bulk-drain $C_{bd}$ and bulk-substrate $C_{bus}$ capacitances combined together.

Figure 3.
Gate-driven common-source amplifier. (a) Schematic diagram, and (b) Small-signal model.
The transconductance of the conventional GD transistor can be expressed by the following Eq. (4)

\[ g_m = \beta \frac{W}{L} (V_{GS} - V_{TH}) \]  

(4)

It is important to point out that Eq. (4) is only valid when the MOS transistor operates in the strong inversion. In the weak inversion, the transconductance is proportionally dependent on the drain current, as given by Eq. (5).

\[ g_{mwi} = \frac{I_{DSwi}}{n \cdot U_T} \]  

(5)

The relationship between the transconductance of a GD transistor \( g_m \) and BD transistor \( g_{mb} \) is given by Eqs. (4) and (6).

\[ g_{mb} = \frac{\gamma}{2\sqrt{2\phi_F - V_{bi}}} \cdot g_m \]  

\[ g_{mb} = \frac{C_{bto}}{C_{gto}} \cdot g_m \]  

(6)

\[ g_{mb} \approx (0.2 \pm 0.3) \cdot g_m \]

where \( C_{bto} \) and \( C_{gto} \) are the total parasitic capacitances between bulk and channel and gate and channel, respectively. It can be observed that transconductance of the BD MOS transistor is only 20–30% of transconductance of the GD MOS transistor.

In order to determine the frequency performance of the BD transistor, schematic diagram, and small-signal model (depicted in Figure 5) have to be employed. Using small-signal model, the transition frequency \( f_{T,BD} \) of the BD MOS transistor can be obtained. Firstly, it is important to define the transition frequency of the GD MOS transistor given by Eq. (7).

\[ f_{T,GD} = \frac{g_m}{2\pi C_{gs}} \]  

(7)

The transfer function and current gain of the BD MOS transistor can be expressed by Eq. (8).
The transconductance of the conventional GD transistor can be expressed by the following Eq. (4):

$$g_m = \beta \frac{W}{L} V_{GS} - V_{TH}$$  \(\text{(4)}\)

It is important to point out that Eq. (4) is only valid when the MOS transistor operates in the strong inversion. In the weak inversion, the transconductance is proportionally dependent on the drain current, as given by Eq. (5):

$$g_{mwi} = \frac{I_D}{n} - \frac{U_T}{n}$$  \(\text{(5)}\)

The relationship between the transconductance of a GD transistor \(g_m\) and BD transistor \(g_{mb}\) is given by Eqs. (4) and (6):

$$g_{mb} = \gamma \frac{2}{\sqrt{\phi}} \frac{C_{btot}}{C_{gtot}} g_m$$  \(\text{(6)}\)

where \(C_{btot}\) and \(C_{gtot}\) are the total parasitic capacitances between bulk and channel and gate and channel, respectively. It can be observed that transconductance of the BD MOS transistor is only 20–30% of transconductance of the GD MOS transistor.

In order to determine the frequency performance of the BD transistor, schematic diagram, and small-signal model (depicted in Figure 5) have to be employed. Using small-signal model, the transition frequency \(f_{T,BD}\) of the BD MOS transistor can be obtained. Firstly, it is important to define the transition frequency of the GD MOS transistor given by Eq. (7):

$$f_{T,GD} = \frac{g_m}{2\pi C_{gs}}$$  \(\text{(7)}\)

The transfer function and current gain of the BD MOS transistor can be expressed by Eq. (8):

$$\frac{i_{out}}{i_{in}} \approx \frac{g_{mb} V_{bs}}{j\omega (C_{bs} + C_{bsub} + C_{bd}).V_{bs}}$$  \(\text{(8)}\)

If we consider that unity small-signal gain is obtained at frequency \(\omega_{T,BD}\), the transition frequency of the BD MOS transistor can be expressed as follows:

$$f_{T,BD} = \frac{1}{2\pi} \cdot \omega_{T,BD}$$  \(\text{(9)}\)

$$f_{T,BD} = \frac{g_{mb}}{2\pi (C_{bs} + C_{bsub} + C_{bd})}$$

$$f_{T,BD} \approx (0.2 \div 0.3) \cdot f_{T,GD}$$

As can be observed from Eq. (9), the transition frequency of the BD MOS transistor is about five times lower than in the case of a MOS transistor driven by gate terminal. Another important parameter of the amplifier is the noise introduced into the circuit by the active component. The input referred noise of the GD MOS transistor depends on the current \(i_{ds}\) and transconductance \(g_m\), and can be expressed as follows:

$$v_{noise}^2 = \frac{i_{ds}^2 \phi}{g_m^2}$$  \(\text{(10)}\)

Similarly, the input referred noise of the BD MOS transistor is given by Eq. (11), where one can observe that the BD MOS transistor suffers from higher noise due to the lower transconductance \(g_{mb}\):

$$v_{noise,BD}^2 = \left( \frac{g_m}{g_{mb}} \right)^2 \cdot v_{noise}^2$$  \(\text{(11)}\)

The small-signal output resistance for both GD and BD transistors is identical, and given by Eq. (12):

$$r_o = \frac{1}{\lambda I_{DS}} = \frac{V_A}{I_{DS}}$$  \(\text{(12)}\)

where \(V_A\) represents early voltage and \(I_{DS}\) is the current flowing through the MOS transistor. As mentioned above, the BD technique uses bulk terminal for the
signal input, which results in significantly reduced need to overcome the threshold voltage at the MOS transistor input, as a whole. In summary, we can state the important advantages of the BD design technique, which include the following:

- BD MOS transistor depletion characteristics significantly reduce the need to overcome the threshold voltage \( V_{TH} \) at the transistor input and increases the voltage headroom for low-voltage applications.
- Suitable for rail-to-rail voltage range.
- Better linearity due to low, transconductance \( g_{mb} \).
- Possibility to operate with a low value of the power supply.
- Easy to implement in a standard CMOS technology (twin-well process, both MOS devices available).

Unfortunately, if compared to traditional GD design approach, the bulk-driven design method also exhibits the following disadvantages:

- Body transconductance \( g_{mb} \) of the BD MOS transistor is 4–5 times lower than the gate transconductance \( g_m \), which leads to inferior frequency response and decreased gain-bandwidth product.
- Input capacitance of the BD MOS transistor is greater, if compared to the traditional GD device.
- Input noise of the BD MOS transistor is increased.
- BD MOS transistors fabricated in a standard CMOS process are prone to the catastrophic latch-up effect.

The last drawback, however, can be effectively mitigated by lowering the power supply voltage below the threshold voltage of a PN junction or by usage of an expensive silicon-on-insulator (SOI) fabrication process. This step would prevent the turn-on of the parasitic bipolar transistor in the substrate.

3. Design examples of low-voltage analog ICs

In this section, several design examples and circuit topologies of basic analog IC building blocks using bulk-driven approach are presented. The described blocks have been silicon-proven through fabrication in a standard CMOS nanotechnology and measurement evaluation of the chip prototypes.

3.1 BD current mirrors

One of the most widely used circuit structures employed in IC design are arguably the current mirrors (CM). It is a two-port circuit, which processes the input current \( I_{REF} \) and generates the output current \( I_{OUT} \) based on the formula \( I_{OUT} = k \cdot I_{REF} \), where \( k \) denotes an amplification (or mirroring) coefficient. Figure 6 depicts the BD configuration of a simple CM. Obviously, more complicated CM structures can be designed using bulk-driven transistors [7].
signal input, which results in significantly reduced need to overcome the threshold voltage at the MOS transistor input, as a whole. In summary, we can state the important advantages of the BD design technique, which include the following:

• BD MOS transistor depletion characteristics significantly reduce the need to overcome the threshold voltage $V_{TH}$ at the transistor input and increases the voltage headroom for low-voltage applications.

• Suitable for rail-to-rail voltage range.

• Better linearity due to low transconductance ($g_{mb}$).

• Possibility to operate with a low value of the power supply.

• Easy to implement in a standard CMOS technology (twin-well process, both MOS devices available).

Unfortunately, if compared to traditional GD design approach, the bulk-driven design method also exhibits the following disadvantages:

• Body transconductance $g_{mb}$ of the BD MOS transistor is 4–5 times lower than the gate transconductance $g_m$, which leads to inferior frequency response and decreased gain-bandwidth product.

• Input capacitance of the BD MOS transistor is greater, if compared to the traditional GD device.

• Input noise of the BD MOS transistor is increased.

• BD MOS transistors fabricated in a standard CMOS process are prone to the catastrophic latch-up effect.

The last drawback, however, can be effectively mitigated by lowering the power supply voltage below the threshold voltage of a PN junction or by usage of an expensive silicon-on-insulator (SOI) fabrication process. This step would prevent the turn-on of the parasitic bipolar transistor in the substrate.

3. Design examples of low-voltage analog ICs

In this section, several design examples and circuit topologies of basic analog IC building blocks using bulk-driven approach are presented. The described blocks have been silicon-proven through fabrication in a standard CMOS nanotechnology and measurement evaluation of the chip prototypes.

3.1 BD current mirrors

One of the most widely used circuit structures employed in IC design are arguably the current mirrors (CM). It is a two-port circuit, which processes the input current $I_{REF}$ and generates the output current $I_{OUT}$ based on the formula $I_{OUT} = k \cdot I_{REF}$, where $k$ denotes an amplification (or mirroring) coefficient.

Figure 6. Simple BD current mirror.

Bulk terminals of both MOS devices M1 and M2 are tied together and connected to the input branch. The gate terminals are biased by static voltage $V_{bias}$. On the input side, the voltage drop $V_{BS}$ is created by the input reference current flow. This voltage is also applied to the output branch, through the bulk terminal of M2. Hence, the output current is modulated by means of bulk-driving according Eq. (3).

3.2 BD differential amplifier

Another widely and frequently implemented circuit topologies the differential amplifier is depicted in Figure 7; however, in the bulk-driven configuration. The devices M1 and M2 have their gate terminals tied to the lowest potential to guarantee the highest possible level of inversion. The traditional topology of the differential amplifier suffers from a limited input common-mode range ($V_{CM}$) due to necessity of exceeding the input pair threshold voltage and minimal saturation voltage of the biasing high-side transistor $M_b$. The $V_{CM}$ voltage range can be described by Eq. (13).

$$V_{CM} = V_{DD} - V_{DSat(Mb)} - V_{TH}$$  \hspace{1cm} (13)

The input BD transistors are used to obtain the rail-to-rail input voltage range, which is important for achieving a sufficient voltage swing when low supply voltage value is used, which greatly enhances the input common-mode range (ICMR). Additional benefit of employing the bulk-driven differential amplifier rather than conventional one lies in highly linear voltage-to-current conversion thanks to
almost perfectly constant transconductance $g_{mb}$. The disadvantage of presented topology is linked to the grounded gate terminals of the differential transistor pair. This way, the ground noise will be picked up by the transistors, which degrades the power supply rejection ratio (PSRR) [8]. An example of the BD differential pair use was published in [9], where it was used as the input pair of a variable-gain amplifier (VGA).

3.3 Variable-gain amplifier (VGA)

3.3.1 Description of BD VGA

Figure 8 shows the block diagram of a two-stage VGA. The first stage is formed by a variable-gain differential difference amplifier (DDA) designed using BD approach. The second stage has a fixed gain and is created by a BD common-source amplifier (CSA). For stabilization of the operational point of both stages, two BD common-mode feedback (CMFB) circuits have to be employed. To achieve good stability of the CMFB loop as well as the whole two-stage VGA, frequency compensation circuitry has been applied.

The schematic diagram of the low-voltage VGA circuit is depicted in Figure 9. The input stage of the proposed topology is formed by DDA with bulk-driven MOS transistors, in order to obtain rail-to-rail input voltage range. The negative aspect of this solution lies in the reduced voltage gain and the gain-bandwidth product (GBW) [8]. Therefore, it is safe to state, that the proposed approach is suitable for low-voltage and low-frequency applications.

In general, the overall VGA voltage gain can be controlled by adjusting either the total conductance or the total output impedance [8]. Thus, transistors M5 and M6 were employed to control the VGA gain. Modification of control voltage $V_{CTRL}$ modulates the current flow through the input devices M1 and M2, which eventually changes their effective transconductance. This will, in effect, vary the voltage amplification of the first stage, which will result in modification of overall gain of the proposed VGA. The total VGA voltage gain is directly proportional to the transconductance of the gain control devices $g_{m5}$ and $g_{m6}$. The input transistors along with the gain control devices form a cascode configuration, hence their small-signal parameters affect the overall output resistance of the first stage. Detailed small-signal analysis of the complete VGA is conducted in the following subsection. The second stage represents a BD common-source stage with the fixed gain that offers rail-to-rail input voltage range and a wide swing (nearly rail-to-rail) at the VGA output. Two CMFB circuits were used to achieve the stable operational point of both VGA stages.

Figure 9 depicts the implemented frequency compensation circuit. The second amplification stage of the proposed VGA consists of devices M9–M12 and transistors M13–M16 along with capacitors $C_c$ are responsible for the stability of the whole
circuitry. The proposed compensation approach removes the feed-forward path between the outputs of both amplifying stages by introducing a sufficient voltage gain the feedback path (transistor M15 and M16). The position of the dominant pole is, therefore, maintained, but the position of the output pole gets shifted by the factor of introduced gain. The compensation capacitor $C_c$ is employed between the virtual ground handled by the devices M13 and M14, and the output node of the VGA.

3.3.2 Design principle of VGA based on small-signal analysis

From the design point of view, it is important to ensure good stability and investigate the parameters that influence the gain of the proposed two-stage VGA. For this purpose, the small-signal model of VGA shown in Figure 10 was used. We have to note that the output capacitance of the first stage was neglected. Thanks to the overall symmetry of the topology, we can perform the small-signal analysis just for one half-circuit and investigate the influence of $+V_{in}$ and $-V_{in}$ separately. The total voltage gain will be, therefore, equal to the sum of the partial contributions of the respective gain stages.

The resulting formula defining the total DC gain of the discussed VGA is follows:

$$A_v = G_{m1}R_{out1} \cdot G_{m2}R_{out2} = A_1 \cdot A_2$$  \quad (14)$$

where $A_1$ and $A_2$ is gain of the first stage and the second stage, respectively. The total transconductance and the total output resistance of the first VGA stage are denoted as $G_{m1}$ and $R_{out1}$, respectively. The same parameters associated with the second stage are named $G_{m2}$ and $R_{out2}$. The impact of frequency compensation block has been neglected for additional simplification of the small-signal analysis Eq. (14).

$G_{m1}$ and $G_{m2}$ depicted in Figure 10 are defined follows:

$$G_{m1} = g_{mb1} \cdot \frac{g_{m5}}{g_{ds1} + g_{m5}} - g_{mb4} = g_{mb1} \cdot C - g_{mb4}$$  \quad (15)$$
where $g_{mb1}, g_{mb4}$, and $g_{mb9}$ are bulk transconductance of transistors M1, M4, and M9, $g_{m5}$ is a transconductance of transistor M5, while $g_{ds1}$ and $g_{ds5}$ are output transconductance of transistors M1 and M5, respectively. In Eq. (15), we consider that $g_{m5} > > g_{ds5}$. The total transconductance of the first stage can be varied by the transconductance of transistor M5, while the second stage has a fixed value of transconductance.

$$C = \frac{g_{m5}}{g_{ds1} + g_{m5}} = \frac{1}{1 + \frac{1}{g_{m5}}}$$  \hspace{1cm} (17)

One can observe that the total transconductance of VGA ($G_{m1}$) can be controlled by transconductance $g_{m5}$, which depends on the control voltage (CTRL). Figure 11 shows the dependence of the total transconductance $G_{m1}$ on the coefficient $C$ that can vary in the range from 0 to 1. If $g_{m5} < < g_{ds1}$, the coefficient $C$ from Eq. (17) becomes zero and the total transconductance of VGA will be equal to $-g_{mb3}$. In the opposite case (when $g_{m5} > > g_{ds1}$), coefficient $C$ is equal to 1 and $G_{m1}$ will be equal to $g_{mb1} - g_{mb3}$. This means that by increasing the transconductance $g_{m5}$, the total transconductance $G_{m1}$ is decreased.

Figure 10. Small-signal model of the VGA.

$$G_{m2} = g_{mb9}$$  \hspace{1cm} (16)

$G_{m1}$ versus the coefficient $C$. 

Figure 11. Transconductance $G_{m1}$ versus the coefficient $C$. 

DOI: http://dx.doi.org/10.5772/intechopen.91958
Besides, the total transconductance \( G_{m1} \) also depends on \( g_{d1}/g_{m5} \) ratio. If numerator and denominator of the ratio are divided by \( I_{d1} \), the following expression can be written:

\[
\frac{g_{d1}}{g_{m5}} = \frac{\frac{g_{d1}}{I_{d1}}}{\frac{g_{m5}}{I_{d1}}} = \frac{V_{CTRL} - V_{TH1}}{2 \cdot (V_{A1} + V_{d1})},
\]

where \( V_{CTRL} \) is the control voltage of VGA, and \( V_{TH1}, V_{A1}, \) and \( V_{d1} \) is the threshold voltage, Early voltage and voltage between source and drain of transistor M1, respectively. From Eq. (18), it can be observed that \( g_{d1}/g_{m5} \) ratio, which controls the total transconductance \( G_{m} \), depends on the control voltage of the proposed VGA. Using the small-signal model depicted in Figure 10, the output resistances \( R_{out1} \) and \( R_{out2} \) of the proposed VGA are expressed as

\[
R_{out1} = \left[ \left( 1 + g_{m5} r_{d5} \right) \frac{r_{d5}}{r_{d5} + r_{d1}} \right] \frac{r_{d4}}{r_{d7}},
\]

\[
R_{out2} = \frac{r_{d9}}{r_{d11}},
\]

where \( r_{d1}, r_{d4}, r_{d5}, r_{d7}, r_{d9}, \) and \( r_{d11} \) are the output resistances of respective devices. The results of the presented small-signal analysis indicate that the first stage gain can be controlled by varying the transconductance of device M5, which is linearly dependent on the VGA control voltage (CTRL). However, the gain of the second stage defined by \( g_{mb9} r_{d9} \), and \( r_{d11} \), is completely independent of CTRL.

The known location of the poles and zeros present in the proposed topology and their analytical definition is crucial for stability evaluation. The small-signal model of the circuit (Figure 10) has been used again for the pole-zero analysis. The overall small-signal model for both stages of the discussed VGA can be simplified to a single voltage-controlled current source (VCCS) with their associated output resistances \( R_{out1} \) and \( R_{out2} \), respectively (dotted line and gray boxes). The respective small-signal current generation can be expressed \( V_{in} G_{m1} \) and \( V_{out1} G_{m2} \). Moreover, adopting the simplified model, the low-frequency gain can be re-written in more detail as follows:

\[
A_v = A_1 A_2 \cdot \left[ \frac{A_{M15} r_{d13} + r_{d13} + r_{d15}}{A_{M15} r_{d13} + R_{out1} + r_{d13} + r_{d15}} \right] \approx A_1 A_2,
\]

where \( A_{M15} \) is a small-signal gain of transistor M15 while \( r_{d13} \) and \( r_{d15} \) are the output resistances of transistors M13 and M15, respectively. If we consider that \( R_{out1} << A_{M15} r_{d13} + r_{d13} + r_{d15} \), the low-frequency gain of the designed amplifier can be approximately expressed as \( A_1 A_2 \). Using this approximation, the error between simulated and calculated low-frequency gain will be about 3%.

The first pole defines the amplifier bandwidth (BW), and it is approximately given by Eq. (22).

\[
P_1 \approx \frac{-1}{(C_L + C_c) R_{out2} + \frac{A_{M15} A_2 r_{out} r_{d15} C_c}{A_{M15} r_{d13} + r_{d15}}}
\]

It was considered in the approximation that \( R_{out1} \) and \( r_{d13} \) are much lower than \( A_{M15} r_{d13} + r_{d15} \). Since, the VGA has the second stage with a fixed gain, by observation of Eq. (22), it can be concluded that BW might be influenced by resistance \( R_{out1} \). Therefore, the design of the discussed VGA can be conducted in two different ways.
The resistance $R_{out1}$ is dependent on coefficients $A$ and $B$ (Eq. (19)), thus the bandwidth of the VGA can be either influenced by the controlling voltage or not. The resulting $R_{out1}$ is defined by parallel combination of both coefficients, therefore their values determine the frequency properties of $R_{out1}$. When the portion of $A$ dominates ($A << B$), the control voltage will adjust $G_{m1}$ and $R_{out1}$, which eventually allows for greater range of gain control. On the other hand, the bandwidth will be also influenced. The other option is when $R_{out1}$ is determined by $B$ ($A >> B$). In this case, the gain can be controlled in narrower range, but the bandwidth will be independent of CTRL. Based on the presented design considerations, we have chosen to employ the second option, in order to obtain constant bandwidth across the control voltage range.

To achieve a stable operation of the proposed VGA topology, the so-called pole splitting compensation technique has been implemented. The second pole $p_2$ needs to be positioned at much higher frequency then the GBW. The analytical definition of $p_2$ to GBW ratio is expressed as follows:

$$\frac{p_2}{GBW} = \frac{1}{A_1A_2} \cdot \frac{1}{[A_{M15}r_{ds13} + r_{ds15} + R_{out1}]} \cdot \left[\frac{r_{ds15} + R_{out1}}{r_{ds15} + r_{ds13} + r_{ds15}C_LC_c} \cdot \frac{1}{r_{ds15} + R_{out1}}\right]$$

It is obvious, that for satisfactory amount of phase margin (PM), the numerator of Eq. (23) has to be greater than the denominator. It is widely accepted that PM = 60° is sufficient for maintaining a stable operation of amplifier circuits, which will be met when the ratio $p_2/GBW \approx 2$. An important remark regarding PM is that it is negatively affected by gain $A_1$, hence very high value of $A_1$ will result in lowered PM. On the other hand, if the VGA is stable even with high gain level $A_1$, it will maintain stability for low $A_1$, too [8].

### 3.4 Low-voltage BD comparator

In this section, we would like to describe the proposed topology of a voltage comparator operating with the power supply voltage ($V_{DD}$) of 0.4 V. Due to very limited voltage span, the comparator has to be able to process the input signals in rail-to-rail range. Another important feature regarding voltage comparators is the hysteresis. The proposed comparator topology contains four levels of hysteresis programmable by input digital code. Additional but very welcome feature especially in low-power circuits is enable function. Its whole purpose is to inhibit the circuit function and lower the internal current consumption into the leakage range. One can easily observe the main advantages of the discussed comparator topology. Unlike the traditional comparator circuit with three stacked MOS transistors, the proposed one, employing just two stacked devices, can obviously function with lower supply voltage levels. The second benefit lies in the rail-to-rail input voltage range achieved by only one differential structure, rather than parallel combination of two separate PMOS and NMOS amplifiers. Another important contribution, if compared to the traditional comparator, is based on the lack of the internal bias reference block. This feature simplifies and speeds up the design procedure, lowers the overall quiescent current consumption and enables setting the current flow through the circuit branches just by respective transistor sizing.

#### 3.4.1 Description of low-voltage comparator

The analog core of the proposed circuit is depicted in Figure 12 along with the devices’ dimensions. Let us discuss the topology of the ultra-low-voltage rail-to-rail
voltage comparator. As one can observe, the input signal is processed by bulk-driven MOS transistors. This is an elegant way to solve the issues with the threshold voltage of respective devices. The most dreaded problem associated with rather exotic bulk-driven circuits is so-called latch-up effect, which causes catastrophic short between the power supply rails. However, with power supply voltage set to $V_{DD} = 0.4$ V, such an event cannot occur, because the threshold voltage of PN junction even at $T = 150^\circ$C does not decrease below the specified value.

The input PMOS devices $M_{in+}$ and $M_{in-}$ act as a current sources. The static current flowing through the input branches is being modulated by the input voltage according to Eq. (3). This voltage-to-current conversion occurs in highly linear manner thanks to almost ideally constant transconductance $g_{mb} = \frac{\partial I_D}{\partial V_{BE}}$ across whole input voltage range. The current from the input branches is afterward copied by means of unity current mirror system comprised by devices M1–M10. The differential voltage is created in nodes called $\text{diff}$ and $\overline{\text{diff}}$ by current-to-voltage conversion. The differential signal is further processed by digital block, which is depicted in Figure 13.

The gate terminals of low-side devices employed in analog core are controlled by the digital part. The input devices can be cut-off when their gate terminals are pulled up—digital block issues logic one, when the circuit function is being inhibited. Otherwise, the gates are pulled down by logic zero, which sets their operation in to active, saturation, and region. The schematic diagram omits four

Figure 12.
Analog core of ultra-low-voltage comparator.

Figure 13.
Digital control and output block of the ultra-low-voltage comparator.
pull-up and pull-down devices, which are responsible for ensuring a definite and known potential in the analog core nodes, when the circuit function is being disabled.

Transistors $M_{h1}$–$M_{h6}$ are used to introduce hysteresis into the transfer characteristics without any external component required. The principle of operation is rather simple, yet very effective. In our case, we created four different levels of symmetrical hysteresis. The amount of hysteresis is programmable by 2-bit input code processed by the controlling digital block. Based on this information, the gate terminals of respective devices are pulled up or down and creates hysteresis of ±0, 10, 20, and 50 mV. Therefore, the static current flow in the input branches is disbalanced, which in effect, shifts the trip point of the comparator. The beauty of this method is in minimal area and current consumption overhead, since the amount of the hysteresis is determined by transistor size. Another important feature is the possibility of creating customized shape (e.g., non-symmetrical) and level of hysteresis.

The controlling block and output latch are depicted in Figure 13. The controlling block processes the input signals of enable and hysteresis functions and the feedback signal from the output latch and the differential voltage from the analog core. The combinatorial logic issues logic states for the gate terminals of transistors in the analog core accordingly. It is also responsible for protecting the output latch from simultaneous switching based on the feedback information. Such an event has been observed with highly rippled power supply voltage. The output signal from the latch is afterwards “buffered” by digital inverter(s) sized accordingly to the capacitance load and speed/slew-rate requirements.

3.4.2 Design considerations and analysis

Let us discuss the design considerations of the proposed comparator topology. Since the power supply voltage has already been set to $V_{DD} = 0.4$ V due to bulk-driven input stage, we need to determine the operational temperature, or in other words the temperature corners. The usual choice is set within the industrial standard $-20^\circ$C and $85^\circ$C, which was also our case. Another important aspect is a selection of CMOS fabrication process node. Current standard (as of 2020) for analog/mixed-signal designs presets the choice into planar deep sub-micron technologies (e.g., 500, 350, 130, or 90 nm) thanks to their fair trade-off between the cost and the general properties of the process and available electronic components. Analog/mixed-signal designs in finer technology nodes usually face complications requiring advanced solutions and workarounds, which outweighs the advantages linked to smaller silicon circuit area or higher operational speed.

The final transistor sizes can be seen in Figures 12 and 13. From the designer’s point of view, the analog part has to be symmetrical, which decreases the overall effort required during the design period. One can observe, rather large MOS transistor dimensions. This choice has been done, in order to mitigate the process fluctuations associated with nanoscale CMOS processes. Furthermore, it also increases the level of inversion within the respective devices since higher the inversion coefficient, the lower current mismatch and process sensitivity.

The small-signal model of the proposed topology is shown in Figure 14. Thanks to the overall symmetry of the analog core, we will greatly benefit from analyzing only one half of the circuit. We have chosen the left-hand side, for our analysis. Furthermore, the devices from both topology sides are mutually interchangeable for the sake of small-signal analysis, if needed. The nodes marked “A” and “B” in the transistor-level schematic (Figure 12) are also depicted in the small-signal model. Another analysis simplification is, that the overall voltage amplification can be
expressed as a product of partial voltage amplifications (or as a sum of partial voltage gains) of respective stages. For even further simplification, we have also omitted the enable pull-up and pull-down devices, which do not affect the overall accuracy that much and can be therefore neglected.

The first stage is comprised of devices $M_{in+}$, $M_{b1}$$\ldots$$M_{b6}$ and diode-connected MOS transistor $M_1$. The input node is the actual comparator input terminal. The output node, in this case, is the node named “A”. As one can observe, the bulk-driven $M_{in+}$ inherently contains a negative voltage feedback, which unfortunately decreases the voltage amplification below unity. This is depicted as two current sources working against each other in the small-signal model. The precise analytical expression of the first stage voltage amplification is defined by Eq. (24). It is apparent, that the overall amplification is dependent on the activated hysteresis devices.

$$A_{VA} = \frac{g_{mbM_{in+}} + \sum g_{mM_{bM}}_{nh} + g_{mbM_{in+}} + g_{mbM_{in-}} + g_{mM_{b1}} + \sum g_{mM_{bM}}_{nh-6} + \sum g_{mM_{bM}}_{nh}}{g_{dM_{in+}} + g_{M_{Mh}} + g_{dM_{in-}} + g_{M_{Mh}}} \text{ (24)}$$

The second amplification stage is consist of devices $M_{2}$ and $M_{4}$. The input port is the “A” node and the output port would be the node named “B.” The devices form a classic configuration of PMOS common-source amplifier with diode-connected transistor acting as a load. The small-signal model yields an Eq. (25), which defines the voltage amplification of the second stage.

$$A_{Vb} = \frac{g_{M_{Mh}}}{g_{dM_{2}} + g_{dM_{4}} + g_{M_{Mh}}} \text{ (25)}$$

The third and final stage of the model is comprised of devices $M_{3}$ and $M_{9}$. However, due to already explained reasons, we can swap the MOS transistor $M_{9}$ with device $M_{5}$, if desired. The topology of this stage can be described as a common-source amplifier with MOS transistor acting as load with fixed-bias. The small-signal model also reveals the fact, that the final stage is driven by the first stage only. Hence, the second stage does not contribute to the overall amplification, at all. The analytical voltage amplification provided by the final stage is defined by Eq. (26).

$$A_{V_{eff}} = \frac{g_{M_{Mh}}}{g_{dM_{3}} + g_{dM_{9}}} \text{ (26)}$$

As we discussed earlier, the final voltage amplification is a product of partial amplification contributions of the respective stages. However, the final analytical formula is unnecessarily complex and can be significantly simplified, if the circuit designer follows some of the common sense rules. The most basic one is associated with the “reasonable” channel length and/or minimized channel length modulation along with saturation operation mode of the transistors employed in the analog
If this requirement is met, the sum of output conductance \( g_{ds} \) of respective devices in the denominator of Eq. (24) can be neglected, since it is several orders of magnitude lower than the sum of their transconductances \( g_m \). Keeping in mind that the second stage does not contribute to the overall gain, we can re-write the resulting formula as follows:

\[
A_V \approx \left( \frac{g_{mb3 MIN} + \sum g_{mb3 ACT}}{g_{mb3 MIN} + \sum g_{Mb3 act}} \right) \cdot \left( \frac{g_{m3}}{g_{d33} + g_{d39}} \right) \tag{27}
\]

It is apparent that for the maximized voltage gain, one should increase the transconductance of M3 and minimize the output conductance of devices M3 and M9. Since the topology is symmetrical, the same applies for the counterparts of discussed transistors.

Another important design consideration is the minimum power supply voltage the circuit can reliably operate with. The presented topology contains only two stacked transistors that need to be saturated for correct functioning. Therefore, we can express the theoretical minimum power supply voltage at room temperature in as follows:

\[
V_{DD \text{min}} = 2 \cdot V_{DS sat} \approx 2 \cdot \left( 4 \cdot \frac{k \cdot T}{q} \right)_{T=300K} \approx 206.88 \text{ mV} \tag{28}
\]

The expression is taken from the EKV MOS transistor model theory for deep weak inversion [4]. In real scenario, the saturation voltage dependence on the level of inversion is of square root trend. Furthermore, considering a non-ideal conditions, the more realistic expectation is about \( V_{DD \text{min}} = 230 \text{ mV} \) at room temperature.

### 3.5 Ultra-low-voltage BD charge pump

#### 3.5.1 Description of the BD charge pump

CMOS realization of the conventional charge pump based on the cross-coupled voltage doubler is shown in Figure 15. This charge pump represents one of the highly efficient topologies suitable for on-chip implementation. Both types of MOS devices are employed in the cross-coupled charge pump. The proposed control approach mitigates the excessive voltage stress, which the thin gate oxide of the MOS transistor is exposed to. The voltage drop is comprised of the equivalent resistance of the switched capacitors and the voltage drop across the turned-on transistor [10].

The cross-coupled charge pump (Figure 15) is based on two inverters connected in cross-couple fashion. The discussed topology, exhibits the same level of minimal input switching voltage \( V_{\phi \text{min}} \) as the traditional CMOS inverter the sum of threshold voltages of the respective MOS transistors employed. Hence, a specific modifications to the circuit topology are required, in order to enable the implementation in ultra-low-voltage applications.

One of the possible alternatives is to employ an inverter with resistor acting as a load, which would create the so-called pseudo-inverter. However, the solution is unacceptable in low-power systems, since it notably increases the internal current consumption of the charge pump. Another possibility is to tie the bulk terminal of the MOS transistors to a fixed potential and lower their threshold voltage (Figure 16(b)). Unfortunately, this approach substantially increases the sub-threshold leakage of the MOS transistors and their bulk current, as well. Hence, it
If this requirement is met, the sum of output conductance $g_{ds}$ of respective devices in the denominator of Eq. (24) can be neglected, since it is several orders of magnitude lower than the sum of their transconductances $g_m$. Keeping in mind that the second stage does not contribute to the overall gain, we can re-write the resulting formula as follows:

$$AV \approx g_{mbs}\text{Min} + P g_{mbs}\text{Mh}_{\text{act}} g_{\text{Min}} + g_{mbs}\text{Min} + g_{M1} + P g_{Mh}_{\text{act}}!$$

It is apparent that for the maximized voltage gain, one should increase the transconductance of $M3$ and minimize the output conductance of devices $M3$ and $M9$. Since the topology is symmetrical, the same applies for the counterparts of discussed transistors.

Another important design consideration is the minimum power supply voltage the circuit can reliably operate with. The presented topology contains only two stacked transistors that need to be saturated for correct functioning. Therefore, we can express the theoretical minimum power supply voltage at room temperature as follows:

$$V_{DD\text{min}} = 2 \cdot V_{DS\text{sat}} \approx 2 \cdot 4 \cdot k \cdot T_q \cdot T = 300 \approx 206.88 \text{ mV}$$

(28)

The expression is taken from the EKV MOS transistor model theory for deep weak inversion [4]. In real scenario, the saturation voltage dependence on the level of inversion is of square root trend. Furthermore, considering a non-ideal conditions, the more realistic expectation is about $V_{DD\text{min}} = 230 \text{ mV}$ at room temperature.

### 3.5 Ultra-low-voltage BD charge pump

#### 3.5.1 Description of the BD charge pump

CMOS realization of the conventional charge pump based on the cross-coupled voltage doubler is shown in Figure 15. This charge pump represents one of the highly efficient topologies suitable for on-chip implementation. Both types of MOS devices are employed in the cross-coupled charge pump. The proposed control approach mitigates the excessive voltage stress, which the thin gate oxide of the MOS transistor is exposed to. The voltage drop is comprised of the equivalent resistance of the switched capacitors and the voltage drop across the turned-on transistor [10].

The cross-coupled charge pump (Figure 15) is based on two inverters connected in cross-couple fashion. The discussed topology, exhibits the same level of minimal input switching voltage $V_{\phi\text{min}}$ as the traditional CMOS inverter the sum of threshold voltages of the respective MOS transistors employed. Hence, a specific modifications to the circuit topology are required, in order to enable the implementation in ultra-low-voltage applications.

One of the possible alternatives is to employ an inverter with resistor acting as a load, which would create the so-called pseudo-inverter. However, the solution is unacceptable in low-power systems, since it notably increases the internal current consumption of the charge pump. Another possibility is to tie the bulk terminal of the MOS transistors to a fixed potential and lower their threshold voltage (Figure 16(b)). Unfortunately, this approach substantially increases the sub-threshold leakage of the MOS transistors and their bulk current, as well. Hence, it suffers from the same drawback as the solution mentioned previously. The most effective approach, as it seems, is the so-called dynamic threshold voltage control. The basic idea is depicted in Figure 16(c). As one can observe, the bulk terminals are connected to the input signal. This way, the cut-off transistor exhibits nominal threshold voltage and the turned-on transistor exhibits lowered threshold voltage.

---

**Figure 15.**
Conventional cross-coupled CP (one stage).

**Figure 16.**
Different topology inverters in CMOS technology. (a) CMOS inverter, (b) CMOS inverter: reduced VTH (c) CMOS inverter: dynamic VTH.
level, which improves its drain current and switching speed. The trade-off of this method is increased leakage current of one transistor only.

Dynamic threshold inverter topology (Figure 16(c)) can be considered as an appropriate building cell for ultra-low-power and low-voltage charge pump designs. A very important design consideration for such a system is inevitability of twin-well CMOS fabrication process, since both PMOS and NMOS devices have to be isolated from the common substrate by their own wells. Another consideration is restricted power supply voltage. Its level must not exceed 0.6 V (at room temperature). Otherwise, parasitic NPN and PNP bipolar transistors will turn on, which with the high probability may cause triggering of latch-up effect. These limitations have to be taken into account, if designing the charge pump with dynamic $V_{TH}$ MOS inverters.

The BD charge pump based on the cross-coupled topology is shown in Figure 17. The charge pump employing dynamic threshold CMOS inverter is able to process very low levels of input voltages. This also represents the main advantage of the proposed topology [10]. However, the drawback lies in the limited voltage range the charge pump can work with, because of the increased risk of latch-up triggering. Hence, the main application area of such charge pump topology is constrained to low-voltage and low-power systems.

3.5.2 Design procedure of BD charge pump

Theoretical value of the output voltage can be expressed as follows:

$$V_{out} = V_{in} + N \left( V_{\phi} \frac{C_{in}}{C_{tot}} - I_{L} \left( R_{on} + \frac{R_{off}}{2} \right) \right),$$

(29)
where \( N \) is a number of stages used, \( V_{in} \) is the input voltage, \( V_{out} \) is the output voltage, \( V_\phi \) is the switching voltage, \( C_{in} \) is the switching capacitance, \( C_{tot} \) is sum of switching capacitance and parasitic capacitance \( C_{tot} = C_{in} + C_s \), \( I_L \) is sum of output and leakage currents \( I_L = I_{out} + I_{leakage} \), \( R_{on} \) is switch-on resistance of NMOS and PMOS transistor, and \( R_{eq} \) is equivalent resistance of switching capacitor.

Due to limited voltage headroom, the sub-threshold operation is usually chosen for low-voltage/low-power charge pump designs. Although, when the input voltage is lesser than threshold voltage of MOS transistors, the overall efficiency will be degraded, since the switching properties of the devices are drastically reduced. The dependence of MOS transistor turn-on resistance \( R_{on} \) on the overdrive voltage \( (V_{\text{EFF}} \text{ or } V_{GS} - V_{TH}) \) is defined in Eq. (30).

\[
R_{on} \sim \frac{1}{e^{V_{\text{gs}}-V_{TH}}}
\]

(30)

It can be observed that effective voltage \( V_{\text{EFF}} \) in relation to \( R_{on} \) acts as argument of exponential function located in denominator, which implicates the substantial sensitivity to change of this quantity. In order to overcome this issue, many techniques such as dynamic control, feed-forward biasing of the bulk electrode, multi-stage topology, implementation of charge transfer switches (CTS) parallel with pass gate switches (PGS) or backward control of the previous stage by body electrode voltage can be included in the low-voltage CPs design [11–14].

### 3.6 Evaluation of the proposed LV circuits

In order to fully verify the design concepts discussed in this chapter, the proposed circuit topologies have been designed in general purpose twin-well 130 nm CMOS technology. Both types of fabricated long-channel devices exhibit the standard threshold voltage around \( V_{TH} = 260 \text{ mV} \) at room temperature. Figure 18 depicts the micrograph of the fabricated prototype chip along with the physical layout design. For better clarity, we omitted some of the top metal layers. The blue rectangles pin-point the location of the proposed circuits on chip. The chip also contains a stand-alone test transistor in order to verify the devices’ compact simulation model accuracy and fabrication process fluctuations as well.

![Micrograph and physical design of the prototype chip.](image)
The selected parameters of the proposed VGA, voltage comparator, and charge pump are depicted in Figure 19. The graphs contain the measured and simulated results for direct comparison and evaluation.

The comparison of simulated and measured data of frequency response of the proposed VGA is depicted in Figure 19(a). We used the Monte-Carlo analysis to obtain the borders of the expected gain range. As one can observe, the measured frequency response remains between the borders specified by the simulation and deviates only slightly from the Monte-Carlo mean curve. The measurement and simulation conditions were identical, the load capacitance of 10 pF, the control voltage $V_{CTRL} = 0.1$ V, ambient room temperature, and power supply voltage of $V_{DD} = 0.6$ V were used. The obtained measured results at these operating conditions were the following. The voltage gain of $a_V = 30$ dB, gain-bandwidth of GBW = 1.2 MHz and bandwidth of $f_{-3dB} = 40$ kHz were observed. The worst-case discrepancy of the measured low-frequency gain compared to the mean Monte-Carlo curve is approximately $±5.85$ dB.

The transfer characteristics of the proposed rail-to-rail comparator are depicted in Figure 19(b). The simulated results correlate very well with measured curves for all input voltage conditions. In our experiments, the comparator exhibited correct function for all four levels of hysteresis and the rail-to-rail operation has been confirmed by setting the reference voltage only 3 mV from the power supply range. This test can be considered quite strict, since it would also reveal issues with the input offset voltage. Monte-Carlo simulations performed on 3000 samples in corner and ambient temperatures resulted in the mean value of input offset $V_{offset} = 592$ μV with standard deviation of $σ = 1.91$ mV [15]. Furthermore, the power consumption at $V_{DD} = 0.4$ V has been measured in the upper half of nW range including the ESD structures leakage, PCB, and oscilloscope probe parasitics. However, we have also observed corrected operation with $V_{DD} = 0.25$ V, which indeed astonishing result.

Figure 19(c) shows dependence of the efficiency on the output current. This is the example where the comparison of different charge pumps based on GD and BD cross-coupled inverter were compared. The best efficiency for the given parameters can be observed for the output current of $1μA$, where the BD cross-coupled charge pump achieves the efficiency of 80% in four-stage architecture ($N = 4$) in given CMOS technology.

4. Conclusions

Considering the current onset of ultra-low-voltage and ultra-low-power operation requirements for today’s CMOS analog/mixed-signal ICs and their fabrication,
a promising alternative to standard design approach and circuit topologies are discussed in this chapter. We presented low-voltage and low-power design techniques, which are focused on driving the MOS transistor through its bulk terminal, as well as setting the operating point of employed MOS transistors within the sub-threshold (weak inversion) or moderate inversion region. The combination of described design techniques provides the significant power consumption minimization (nW feasible), while maintaining acceptable circuit performance and parameters. The motivation for research and development in given scientific field is enormous and new published results are expected to grow in upcoming years.

The proposed circuit topologies of basic analog IC building blocks have been designed and fabricated in 130 nm twin-well general purpose CMOS technology with industrial operating temperature range taken into account. The experimental measurements performed on the prototype chip samples confirm a successful implementation and correct circuit operation with ultra-low-power supply voltage. Hence, we can state that the feasibility of presented IC design approach has been successfully demonstrated and the circuit topologies have been silicon-proven, which opens the door for even deeper gradual investigation and understanding of given scientific topic with promising future impact on the IC industry as well.

Author details

Daniel Arbet†, Lukas Nagy† and Viera Stopjakova*†
Faculty of Electrical Engineering and Information Technology, Slovak University of Technology, Bratislava, Slovakia

*Address all correspondence to: viera.stopjakova@stuba.sk

† These authors contributed equally.

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
References


Section 3

Tunnel Field Effect Transistors
Chapter 3
Tunnel Field Effect Transistors
Based on Two-Dimensional Material Van-der-Waals Heterostructures

Jiang Cao

Abstract
The successful isolation of graphene in 2004 has attracted great interest to search for potential applications of this unique material and other newborn members of the two-dimensional (2-D) family in electronics, optoelectronics, spintronics and other fields. Compared to graphene, the 2-D transition metal dichalcogenides (TMDs) have the advantage of being semiconductors, which would allow their use for logic devices. In the past decade, significant developments have been made in this area, where opportunities and challenges co-exist. Stacking different 2-D materials significantly increases the already considerable design space, especially when a type-II band alignment is obtained. This chapter will describe the recent progresses in the tunnel field-effect transistors based on 2-D TMD van-der-Waals heterostructure, which is one of the promising candidates for increasingly important low-power mobile computation applications. Due to their small size, such devices are intrinsically dominated by quantum effects. This requires the adoption of a fairly general theory of transport, such as the nonequilibrium Green's functions (NEGF) formalism, which is a method having been more-and-more used for the simulation of electron transport in nanostructures in recent years.

Keywords: two-dimensional material, van-der-Waals heterostructure, tunnel field-effect transistor, steep-slope switch, subthreshold swing

1. Introduction
The invention of the transistor in 1948 is arguably the major technological break-through of the twentieth century. The transistors are the building blocks of today's microprocessors and computers that are everywhere around us. Nowadays, billions of transistors are integrated into a microchip of only a square centimeter. Since the Nobel prize attributed to Shockley, Brattain and Bardeen in the 1956, and the invention of integrated circuits in the same decade, considerable efforts have been put to keep miniaturizing the metal oxide semiconductor field effect transistors (MOSFETs). A conventional MOSFET structure with descriptions of its working principle are shown in Figure 1. From one technology node to the next, MOSFETs are conceived to be smaller (following Moore's law), faster and less...
Chapter 3

Tunnel Field Effect Transistors Based on Two-Dimensional Material Van-der-Waals Heterostructures

Jiang Cao

Abstract

The successful isolation of graphene in 2004 has attracted great interest to search for potential applications of this unique material and other newborn members of the two-dimensional (2-D) family in electronics, optoelectronics, spintronics and other fields. Compared to graphene, the 2-D transition metal dichalcogenides (TMDs) have the advantage of being semiconductors, which would allow their use for logic devices. In the past decade, significant developments have been made in this area, where opportunities and challenges co-exist. Stacking different 2-D materials significantly increases the already considerable design space, especially when a type-II band alignment is obtained. This chapter will describe the recent progresses in the tunnel field-effect transistors based on 2-D TMD van-der-Waals heterostructure, which is one of the promising candidates for increasingly important low-power mobile computation applications. Due to their small size, such devices are intrinsically dominated by quantum effects. This requires the adoption of a fairly general theory of transport, such as the nonequilibrium Green’s functions (NEGF) formalism, which is a method having been more-and-more used for the simulation of electron transport in nanostructures in recent years.

Keywords: two-dimensional material, van-der-Waals heterostructure, tunnel field-effect transistor, steep-slope switch, subthreshold swing

1. Introduction

The invention of the transistor in 1948 is arguably the major technological breakthrough of the twentieth century. The transistors are the building blocks of today’s microprocessors and computers that are everywhere around us. Nowadays, billions of transistors are integrated into a microchip of only a square centimeter. Since the Nobel prize attributed to Shockley, Brattain and Bardeen in the 1956, and the invention of integrated circuits in the same decade, considerable efforts have been put to keep miniaturizing the metal oxide semiconductor field effect transistors (MOSFETs). A conventional MOSFET structure with descriptions of its working principle are shown in Figure 1. From one technology node to the next, MOSFETs are conceived to be smaller (following Moore’s law), faster and less
power consuming. Thirty years of aggressive scaling have pushed the device dimensions close to the atomic range. The downscaling of MOSFETs has slowed down since the 65 nm node was reached. Issues related to the nanoscale dimensions of the devices started arising.

When the channel length is decreased below 1 \( \mu m \), additional problems appear and are commonly called short-channel effects (SCEs). The SCEs for the MOSFETs are important when the channel length becomes comparable to the width of the depletion region. When the gate length is scaled down, the gate starts to lose the electrostatic control over the channel. On the other hand the source-drain bias \( (V_{DS}) \) gains a larger influence on the barrier. Such an effect is named drain-induced barrier lowering (DIBL). This loss of electrostatic integrity leads to a continue increase of the current and decrease of the off-state potential.

Moreover, the electron mobility is reduced due to collisions with the semiconductor/oxide interface. This surface scattering effect is enhanced by the increase of electric field in the confined regions, which pushes the electrons toward the surface of the device. The reduction of electron mobility is also caused by the necessity of using high doping levels in such scaled MOSFET. Finally, the average velocity of carriers is no longer linearly depend on the electric field in such small devices, which is called the velocity saturation.

The drawbacks of traditional bulk planar transistors have promoted the search for new architectures alternative to MOSFETs. The International Technology Roadmap for Semiconductors (ITRS) [1], which evaluates the technology requirements for the next-generation semiconductor device technology, predicts that additional new materials and transistor geometries will be needed to successfully address the formidable challenges of transistor scaling in the next 15 years. In Table 1, some main figures of merit extracted from the ITRS for the short- (2018) and long-term (2026) technologies, both for high-performance and low-power applications, are shown.

Table 1. Figures of merit extracted from ITRS [1] for the short- (2018) and long-term (2026) technologies, both for high-performance and low-power applications. VDD is the supply voltage; IOFF and ION are the drain currents per unit width in the off- and on-state; \( \tau_{OFF} \) and \( \tau_{ON} \) are the off- and on-state delays; SS is the subthreshold swing (SS), i.e. the inverse of the derivative of the subthreshold slope with respect to the gate voltage. The subthreshold swing \( S \) has a minimum value of 60 mV, then \( SS \) reduces significantly when \( \mu_{FS} \) decreases below 60 mV, see Figure 2(a) and (b).

<table>
<thead>
<tr>
<th>Technology</th>
<th>VDD (V)</th>
<th>IOFF (nA/\mu m)</th>
<th>ION (nA/\mu m)</th>
<th>( \tau_{OFF} ) (ps)</th>
<th>( \tau_{ON} ) (ps)</th>
<th>SS (mV/dec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>HP2018</td>
<td>0.78</td>
<td>0.01</td>
<td>100</td>
<td>100</td>
<td>0.04</td>
<td>60</td>
</tr>
<tr>
<td>LP2018</td>
<td>0.78</td>
<td>100</td>
<td>0.04</td>
<td>0.01</td>
<td></td>
<td>60</td>
</tr>
<tr>
<td>HP2026</td>
<td>0.66</td>
<td>0.01</td>
<td>100</td>
<td>100</td>
<td>0.04</td>
<td>60</td>
</tr>
<tr>
<td>LP2026</td>
<td>0.66</td>
<td>100</td>
<td>0.04</td>
<td>0.01</td>
<td></td>
<td>60</td>
</tr>
</tbody>
</table>

Figure 1. Schematic cross-section of a N-channel MOSFET: (a) 0 V gate bias, (b) positive gate bias that charges the gate. The P-type substrate below the gate takes on a negative charge. An inversion region with an excess of electrons forms below the gate oxide. This region connects the source and drain N-type regions, forming a continuous N-region from source to drain.
first look at the fundamental power consumption issues in the MOSFET and the FinFET technologies, then one of the promising technologies for solving this problem, namely the tunnel field effect transistors (TFETs).

2. Power consumption issues

Power consumption is a fundamental problem for nanoelectronic circuits. To give some examples, all the smartphones need to be recharged everyday; the data centers in the US used 91 billion kilowatt-hours of electricity in 2013. The power consumption in logic devices closely depends on the supply voltage ($V_{DD}$) through the following relation.

$$P = \alpha f_c C_L V_{DD}^2 + I_{OFF} V_{DD},$$  \hspace{1cm} (1)

where $\alpha$ is called the activity factor, $f_c$ denotes the clock frequency, $C_L$ is the load capacitance (mostly gate and wire capacitance, but also drain and some source capacitances), and $I_{OFF}$ is the off-state current. In the formula above, we can identify an operating and a stand-by power that both depend on $V_{DD}$. Lowering $V_{DD}$ is thus necessary to decrease the consumption. However, a strong $V_{DD}$ reduction significantly affects the performances of MOSFETs, as illustrated in Figure 2(a). Indeed, the problem resides in the speed at which the transistor passes from the off-to the on-states as a function of the gate voltage. In the subthreshold regime of MOSFETs, the thermionic effect entails that at least 60 mV are necessary to increase the current by one order of magnitude at room temperature. In other words, the subthreshold swing (SS), i.e. the inverse of the derivative of the subthreshold slope

$$SS = \left( \frac{\partial \log_{10} I_D}{\partial V_G} \right)^{-1},$$  \hspace{1cm} (2)

has a minimum value of

$$SS_{min} = \frac{k_B T}{e} \ln (10) = 60 \text{ mV/dec},$$  \hspace{1cm} (3)

where $k_B$ is the Boltzmann constant, $T$ is the temperature taken at 300 K and $e$ is the absolute value of electron charge. If we keep the same on-current $I_{ON}$ for the transistor while reducing $V_{DD}$, then $I_{OFF}$ increases exponentially, see Figure 2(a).

<table>
<thead>
<tr>
<th></th>
<th>HP2018</th>
<th>LP2018</th>
<th>HP2026</th>
<th>LP2026</th>
</tr>
</thead>
<tbody>
<tr>
<td>Channel length (nm)</td>
<td>10.2</td>
<td>11.7</td>
<td>4.9</td>
<td>5.6</td>
</tr>
<tr>
<td>$V_{DD}$ (V)</td>
<td>0.78</td>
<td>0.78</td>
<td>0.66</td>
<td>0.66</td>
</tr>
<tr>
<td>$I_{OFF}$ (nA/μm)</td>
<td>100</td>
<td>0.01</td>
<td>100</td>
<td>0.04</td>
</tr>
<tr>
<td>$I_{ON}$ (μA/μm)</td>
<td>1610</td>
<td>556</td>
<td>1030</td>
<td>337</td>
</tr>
<tr>
<td>$\tau$ (ps)</td>
<td>0.488</td>
<td>1.564</td>
<td>0.432</td>
<td>1.514</td>
</tr>
</tbody>
</table>

Table 1. Figures of merit extracted from ITRS [1] for the short- (2018) and long-term (2026) technologies, both for high-performance and low-power applications. $V_{DD}$ is the supply voltage; $I_{OFF}$ and $I_{ON}$ are the drain currents per unit width in the off- and on-state; $\tau$ is the intrinsic delay time.
A possible way of reducing the voltage supply without performance loss is to increase the turn-on steepness, which means decreasing the average SS below the $SS_{min}$. Such devices, called steep-slope switches, are expected to effectively enable power scaling. Because of these MOSFET limitations, other device architectures are under active investigation, including the negative-capacitance FET (NC-FET) and the tunnel FETs (TFETs) [3].

3. Tunnel field-effect transistors

In contrast to MOSFETs, where charges are thermally injected over a potential barrier, the primary injection mechanism is band-to-band tunneling (BTBT), i.e. charge carriers transfer from one energy band into another. This tunneling mechanism was first identified by Zener in 1934 [4].

A typical TFET is composed of a p-i-n structure with a gated intrinsic region, see Figure 3(a). Its working mechanism can be explained as follows. When a low voltage is applied to the gate, electrons tunneling from the valence band of the source to the conduction band of the drain is suppressed due to the gap in the intrinsic region, see Figure 3(b). This is the off-state. When the potential applied to the gate brings the conduction band of the intrinsic limit at the same level as the source valence band, electrons can easily tunnel from source to drain, see Figure 3(b). This is the on-state. In the ideal case, the transition from the off-state to the on-state is very fast, since the thermal tail of the injected electrons is cut by the top of the valence band in the source and the off-current is exponentially suppressed when the source Fermi level is within the gap of the intrinsic region. This would allow, in principle, very low SS, below $SS_{min}$, see Figure 2(b).

Here, we briefly summarize the history of TFETs. The gated p-i-n structure was proposed in 1978 by Quinn et al. [5]. In 1992, Baba [6] fabricated TFETs called surface tunnel transistors in group III-V materials. In 1995, Reddick and Amaratunga [7] reported experiments on silicon surface tunnel transistors. In 2000, Hansch et al. [8] published experimental results on a reverse-biased vertical silicon...
TFET fabricated by molecular beam epitaxy. Aydin et al. [9] fabricated lateral TFETs on silicon-on-insulator in 2004. Recently, TFETs fabricated in various materials (carbon, silicon, SiGe and group III-V materials) have emerged experimentally as the most promising candidates for switches with ultralow standby power and sub-0.5 V supply voltage.

The goals for TFET optimization are to simultaneously achieve the highest possible $I_{ON}$, the lowest average SS over many orders of magnitude of drain current, and the lowest possible $I_{OFF}$. For TFETs, SS decreases with the gate voltage, therefore they are naturally optimized for low-voltage operation. To achieve a high tunneling current and a steep slope, the transmission probability of the tunneling barrier should pass from 0 to close to 1 for a small change in gate voltage around the threshold potential. This requires a strong modulation of the channel bands by the gate and a very thin channel barrier.

As mentioned above, there have already been many experimental attempts to build TFETs with bulk silicon and III-V group materials. Even though encouraging experimental results have been reported for the on-current and SS in Si- and III-V-based TFETs, these devices are very demanding in terms of gate control [10]. Moreover, their transfer characteristics can be seriously degraded by the presence of interface or bulk defects enabling inelastic trap-assisted tunneling in the OFF-state [11, 12].

The 2-D materials (2DMs) may overcome some of the above issues [13], and have great potential for TFETs, due to their scalability and absence of dangling bonds at interface. They can be stacked to form a new class of tunneling transistors based on an interlayer tunneling occurring in the direction normal to the plane of the 2DMs [14]. In the next Section, we will review the properties of various different 2DMs and their applications.

4. 2-D materials

For a long time, the 2-D materials were thought to be unstable [15]. In the first half of the last century, scientists predicted [16] that a 2DM would likely disintegrate at
finite temperature under the displacement of lattice atoms caused by thermal fluctuations. This theory was further supported by experiments observing that the melting temperature of thin film materials rapidly reduce with decreasing film thickness.

This belief remained unchanged until 2004, when Geim and Novoselov successfully isolated graphene by the mechanical exfoliation technique [17, 18]. Although there have been other independent reports of monolayer carbon materials isolation [19, 20], some even long before the reports from the Manchester group, the works in 2004 and 2005 unveiled the unusual electronic properties of graphene, thus generating an intensive research by physicists and chemists in the field of 2DMs and inspiring 2DMs-based nanoelectronics [21]. Since then, we have seen an exponential increase in the research activity in graphene and other 2DMs, such as the transition metal dichalcogenides (TMDs), hexagonal boron nitride (h-BN), black phosphorus, silicene and gemanene [22–25].

### 4.1 Electronic properties of graphene

In 1946, Wallace first calculated the band structure of graphene and showed uncommon semimetallic behavior in this, at that time imaginary, 2-D material [26]. Actually, Wallace’s studies of graphene served him as a starting point to study graphite. Between 1957 and 1958, other works by McClure [27] and Slonczewski and Weiss [28] followed.

One of the most interesting aspects of the graphene is its low-energy band structure [21, 29], which is linear around the K and K’ points of the Brillouin zone. In neutral graphene, the Fermi energy crosses exactly these points, which are also called Dirac points, because there electrons can be described by a 2-D Dirac Hamiltonian for massless fermions, except for the fact that in graphene the electrons move with a speed $v_F$, which is 300 times smaller than the speed of light, and that the spin degree of freedom in replaced by the so-called pseudospin degree of freedom corresponding to the two graphene sublattices. This determines the observation of very unconventional properties with respect to the usual 2-D electron gases (2DEGs) obtained in doped semiconductor heterostructures. For example, in the presence of a strong magnetic field, Landau levels form at both positive and negative energies (with respect to the Dirac points) at energies proportional to the square root of the magnetic field and of the level index. This gives rise to the anomalous integer quantum Hall effect [30, 31], which, compared to the case of 2DEGs, can be observed at relatively low magnetic field and high temperature, with interesting perspective applications in metrology [32]. The linear dispersion of the graphene energy bands also entails a very high electron mobility, up to 200,000 cm²/(Vs) at low temperature for suspended graphene [33].

Another interesting property of graphene is when laterally confined into nanoribbons, its electronic and transport properties are strongly affected by the geometry of the edges (armchair, zigzag or mixed) and the nature of their passivation. For example, under certain condition the ribbon can show a band gap, whose size is proportional to the inverse of the ribbon width. Such a gap might be important for applications in logic devices [34], which are however compromised by the huge mobility degradation due to the increase of the effective mass from one side, and the presence of edge roughness from the other.

### 4.2 Electronic properties of 2-D TMDs

Unlike traditional bulk semiconductors, such as Si and III-V group materials, 2-D TMDs have ultra thin thickness, no surface dangling bonds, and high flexibility,
which make them promising candidates [35] to solve the new challenges the semiconductor industry is facing today, including short-channel effects, power dissipation, integration and flexible applications. Recently, one of the large research interests in the field of 2DMs is the understanding of the fundamental electronics properties.

MoS$_2$ is a typical and well-studied TMD material [36, 37]. Its layers consist of hexagons with the Mo and S atoms located at alternating corners. The most striking feature of bulk MoS$_2$ is that, compared to zero-bandgap graphene and insulating $h$-BN, it is a semiconductor with an indirect band gap of 1.29 eV [38]. Several studies have confirmed a transition from an indirect band gap to a direct band gap for MoS$_2$ as the thickness of bulk MoS$_2$ is decreased to that of a monolayer. Such a similar transition is also demonstrated for other TMD materials. Kuc et al. [39] performed an extended study of the influence of quantum confinement on the electronic structures of monolayer and few-layer MS$_2$ (M = W, Nb, Re) using first-principles calculations. They found that WS$_2$, which is similar to MoS$_2$, exhibits an indirect (bulk, $E_g = 1.3$ eV) to direct (monolayer, $E_g = 2.1$ eV) band gap transition. The band alignment of various monolayer semiconducting TMDs and monolayer SnS$_2$ has been obtained from first-principle calculations [40].

Electrical characterizations of single-layer MoS$_2$ have shown n-type conductivity with a room temperature mobility in the range of 0.5–3 cm$^2$/V·s [18, 41]. Using a halfnium oxide gate dielectric, Radisavljevic et al. [42] demonstrated a room-temperature mobility of single-layer MoS$_2$ at least 200 cm$^2$/V·s, similar to that of graphene nanoribbons, but still much lower than that of either pristine graphene or Si transistors. Because of the low mobility, MoS$_2$ transistors are probably more suited for low-power applications compared to Si transistors, rather than for high-performance applications.

### 4.3 2DM-based MOSFET

Apart from the main technological challenges in geometric scaling, a bigger intrinsic challenge is represented by the material properties: carrier mobility in silicon strongly decreases with body thickness reduction or increased doping, thus undermining possible improvements in the device switching speed. In this context, the 2DMs with their extreme thinness can serve as a convenient alternative. Considering digital electronic applications, graphene-based FETs cannot conform to the ITRS requirements because of its zero band gap, which leads to at most a few tens $I_{ON}/I_{OFF}$ ratio, and large $I_{OFF}$. Many attempts have been made in order to open an energy gap in graphene, for example by applying a strong electric field over bilayer graphene [43], by quantum confinement in graphene nanoribbons with well-controlled width [44–46], by doping graphene with adatoms like boron atoms [46, 47].

The advantage of 2-D TMDs over graphene is the existence of an energy gap, which is crucial for low $I_{OFF}$ and high $I_{ON}/I_{OFF}$ ratio. Comparing to bulk materials, semiconducting 2-D TMDs have unique features that make them attractive as a channel material for FETs: their atomic thinness, the lack of dangling bonds, and a mobility comparable to Si [48]. One of the earliest uses of TMDs in FETs was reported in 2004, where WS$_2$ crystals showed mobility comparable to the best single-crystal Si FETs (up to 500 cm$^2$/V·s) for p-type conductivity at room temperature), and a $10^4 I_{ON}/I_{OFF}$ ratio at a temperature of 60 K [49]. This result was soon followed by devices based on thin films of MoS$_2$ with a back-gated configuration, resulting in mobility values in the range 0.1–10 cm$^2$/V·s [18, 50].

The first implementation of a top-gated transistor based on monolayer MoS$_2$ was reported by Kis et al. [51]. This device showed excellent $I_{ON}/I_{OFF}$ ratio ($10^8$), n-type conduction, room-temperature mobility of $>200$ cm$^2$/V·s) and SS of 74 mV/dec [51]. The top-gated geometry allowed a reduction in the voltage necessary to switch
the device and the integration of multiple devices on the same substrate. The high-\(k\)
dielectric used in this device, HfO\(2\), also gave the additional benefit of improving
the mobility of monolayer MoS\(2\). Top-gating with a high-\(k\) dielectric was also used
in a p-type FET with an active channel made of a monolayer flake of WSe\(2\), which
showed room-temperature hole mobility of 250 cm\(^2\)/(Vs), close to 60 mV/dec SS
and \(10^6 I_{ON}/I_{OFF}\) ratio [52].

Although 2-D TMDs may not compete with conventional III–V transistors on the
mobility values, for devices with very short channel length the transport becomes
nearly ballistic, thus mitigating this issue. The ultimate thin body of 2-D TMDs
provides high degree of electrostatic control that is important for device scaling and
for reducing the SCEs. Furthermore, the relatively large effective mass for electrons
and holes in TMDs represents an advantage, since a larger effective mass implies a
larger density of states and therefore a larger ballistic \(I_{ON}\). Taking into account the
above facts, 2-D TMDs are promising candidates for future digital electronics.
Recently, a demonstration of extremely scaled transistor based on a MoS\(2\) channel
and 1-nanometer carbon nanotube gate was successfully implemented by Desai
et al. [53]. This device exhibited SS of 65 mV/dec (near ideal value for MOSFET),
and \(I_{ON}/I_{OFF}\) ratio of \(10^6\).

5. TFETs based on 2-D material vdWHs

One promising alternative energy-efficient switch to a MOSFET is TFET. To
date, significant progress has been made in TFETs built on bulk Si, Ge, and III-V
compound materials. TFETs built on bulk Si usually suffer from poor on-state
current because of its large and indirect bandgap. To enhance tunneling,
heterostructures have been adopted using III–V compound materials. The on state
current of the TFET built on InAs/InGaAsSb/GaSb heterostructure nanowire has
reached several \(\mu\)A/\(\mu\)m [54]. Despite tremendous advancements in the field,
achieving simultaneously high on state current density and sub-thermionic SS over
multiple current decades remains an open challenge for the TFETs. Various studies
have demonstrated that the band edge roughness of the semiconductor in combi-
nation with the trap states at the surface and interfaces are limiting SS of the TFETs
[55]. In addition, doping is known to further reduce band edge sharpness given the
random distribution of the dopant atoms in the lattice. To overcome these funda-
mental limitations, 2-D layered materials show promise toward obtaining steep
band edge tunneling devices, since they intrinsically have atomic level flatness.

5.1 Vertical vdWH TFET

A promising research direction is the stacking of different 2-D layered materials
and/or 3-D bulk materials for fabricating vertical heterostructures with novel oper-
ation principles [56, 57]. A TFET was demonstrated to work by Britnell et al. [58]
using two independently controlled graphene layers separated by thin hexagonal
boron nitride (h – BN) layers acting as tunneling barrier. Recently, a vertical TFET
based on bilayer MoS\(2\) as the channel and degenerately doped p-type Ge as the
source, was fabricated by Sarkar et al. [59] and showed rather low SS of 31 mV/dec
over 4 decades, and quite high on-current in TFETs, with \(V_{DD}\) as low as 0.1 V.
The van der Waals gap between the 2-D MoS\(2\) and Ge acts as an extremely thin
tunneling barrier, which enhances the tunneling and the on-current.

Early preparations of vdWH required the layer-by-layer exfoliation and
restacking. However, restacking might bring adsorbates between layers,
detrimental for creating vdWHs with atomically sharp interfaces, demonstrated by Haigh et al. [60]. The intercalation of selected 2D materials with alkali metal ions offered an alternative way to vdWH construction. To boost on state current, the materials with high carrier mobilities such as graphene and Ge are suitable for the injection layers, while the semiconductors and insulators such as hBN and MoS$_2$ tend to be chosen as barrier layers. The carriers mainly transport between the two 2-D layers via interlayer tunneling. Yu et al. have demonstrated vdWH FET using a graphene/MoS$_2$ junction. However, the working mechanism of this device was proven to be the thermionic emission acrossing a Schottky barrier [61]. Similar tunneling phenomenon had also been observed in a WSe$_2$-based vertical graphene-TMD vdWH transistor by Shim et al. [62]. An extraordinarily large $I_{ON}/I_{OFF}$ ratio of $5 \times 10^7$ was achieved at 180 K. The negative differential resistance (NDR) device made of BP/ReS$_2$ vdWH was reported to show rather high peak-to-valley current ratio values of 4.2 and 6.9 at room and low temperatures, showing advantages for future multi-valued logic devices [63]. Vertical vdWH TFET can be constructed using different 2-D semiconductor layers forming type-II (staggered) heterostructure band alignment. Under gate voltages, the band alignment passes from type-II to type-III (broken gap), such transition ignites the interlayer tunneling. Yan et al. reported a practical vertical n-type vdWH TFET built with SnSe$_2$/WSe$_2$ vdWH, showing a minimum SS of 37 mV/dec and a $I_{ON}/I_{OFF}$ ratio exceeding $1 \times 10^6$ [64].

Similar with TFETs, there are recently some other different types of vdWH transistors that also operate with the assistance of tunneling. Here, we introduce two of them namely Dirac-source and cold source FETs. Quite recently, Peng’s group proposed a novel Dirac-source FET which can operate below the thermionic limit for several decades at room temperature [65]. In the source material, electrons follow the thermal Boltzmann statistics, leaving an exponential tail inside the conduction/valence band. This tail is exactly the origin of the thermionic limit of SS = 60 mV/dec at room temperature. Here, the idea of the Dirac-source is to make this tail decay faster than the exponential function, by exploiting the particular energy dependence of DOS of graphene. The DOS decreases rapidly with energy approaching the Dirac point. For a n-type FET, if we set the Fermi level in graphene below the Dirac point, we can press down the thermal tail and decrease SS to below 60 mV/dec at room temperature. Extending on this concept, the cold source FETs have been proposed and investigated by Logoteta et al. [66], employing MoS$_2$-nanoribbon as the source material, which exploits a narrow-energy conduction band to intrinsically filter out the thermionic tail of the electron energy distribution. It should be noted that in principle, the Dirac-source and cold source FETs do not purely work on the tunneling mechanism to achieve sub-thermionic SS. Rather, the switching is obtained by modulating the height of a potential barrier under the gate electrode, exactly as in MOSFETs. The authors of these works expect that the operation of these devices to be significantly less sensitive to the performance-degrading factors plaguing the TFETs, such as the traps, band tails and roughness.

6. Quantum transport modeling

To solve the emerging problems and to investigate improved strategies both need advanced predictive simulation and modeling as theoretical guidance. The accuracy of the theory model will influence the exploring directions to a great extent. To properly describe and model the tunneling current flow in TFETs,
we need to develop a simulation approach able to take into account quantum phenomena as well as non-ideality effects due to phonon assisted tunneling. With appropriate simplifications to overcome the computational difficulties, the Non-Equilibrium Green’s Function (NEGF) formalism provides a suitable framework to simultaneously treat the quantum transport of coherent carriers and the impact of diffusive phenomena such as electron-phonon interaction. The concept and the first applications of the NEGF were given by Schwinger \[67\], Kadanoff and Baym \[68\], Fujita \[69\], and Keldysh \[70\] at the beginning of the 1960s. The main advantages of NEGF are that it is full quantum, adaptable to different Hamiltonian types (effective mass, $k \cdot p$, tight-binding), and able to deal with many-body interactions through the introduction of self-energy operators \[71–74\].

Let us start by considering the Hamiltonian operator $\hat{H} = \hat{H}_0 + \hat{V}$. To evaluate the time evolution of the Green’s function $G(r, t; r', t')$ in the Heisenberg picture, the time derivative of $G(r, t; r', t')$ can be obtained

$$
\left( \frac{i\hbar}{\partial t} - H_0(r) \right) G(r, t; r', t') = \delta(t - t')\delta(r - r')
$$

(4)

where $G^{(2)}$ is the two-particle Green’s function. By further differentiating $G^{(2)}$, we get an equation of motion containing the three-particle Green’s function, whose equation of motion depends on the four-particle Green’s function, and so on.

Instead of solving the infinite hierarchy of the Green’s functions, the irreducible self-energy is introduced, which is represented with the symbol $\Sigma$, and which is a functional of the single-particle Green’s function $G$. We can replace the right-hand side expression $-iV(r - r_1)\delta(t_1 - t)G^{(2)}(r_1, t_1, r_1, t_1, r', t')$ by $\Sigma(r, t, r_1, t_1)G(r_1, t_1; r', t')$ into (4) to get

$$
\left( \frac{i\hbar}{\partial t} - H_0(r) \right) G(r, t; r', t') = \delta(t - t')\delta(r - r')
$$

$$
- \int dr_1 \int_G dr_1 \Sigma(r, t, r_1, t_1)G(r_1, t_1; r', t').
$$

(5)

The Green’s function $G$ is defined by the contour ordering along the contour $C = C_+ + C_-$ close to the real axis in the complex time plane. Since it is not obvious to keep track of the time-branch in the evaluation of the integral, four new Green’s functions are defined: $G_a$, the chronologically time-ordered Green’s function, $G_\sigma$, the anti-chronologically time-ordered Green’s function, $G^<$ the lesser Green’s function and $G^>$ the greater Green’s function. These four functions are not independent since $G_\sigma + G_a = G^+ + G^<$, the greater and lesser Green’s functions are directly related to the hole density and electron density in the system. We also define the advanced and retarded Green’s functions $G^A = G_\sigma - G^<$, $G^R = G_\sigma - G^>$, with $G^R - G^A = G^> - G^<$. We can define the same quantities for the self-energy leading to the lesser $\Sigma^<$, the greater $\Sigma^>$, the advanced $\Sigma^A$ and the retarded $\Sigma^R$ self-energies. We also have the relation $\Sigma^R - \Sigma^A = \Sigma^> - \Sigma^<$. Under steady-state condition, the Green’s functions depend on time difference $\tau = t - t'$. We can Fourier transform the time difference coordinate $\tau$ to energy $G^{R,A,\langle,\rangle}(r, r'; E) \equiv \int \frac{dE}{\hbar} e^{iE/\hbar} G^{R,A,\langle,\rangle}(r, r'; \tau)$, as well as for the self-energies $\Sigma^{R,A,\langle,\rangle}(r, r'; E) \equiv \int \frac{d\Sigma}{\hbar} e^{iE/\hbar} \Sigma^{R,A,\langle,\rangle}(r, r'; \tau)$. Using Langreth’s rules \[75\], the equations of motion for the Green’s functions with respect to time $t$ become
\[
\begin{align*}
(E - H_0(\mathbf{r}))G^R(\mathbf{r}, \mathbf{r}'; E) &= \delta(\mathbf{r} - \mathbf{r}') - \int d\mathbf{r}_1 \Sigma^R(\mathbf{r}, \mathbf{r}_1; E)G^R(\mathbf{r}_1, \mathbf{r}'; E), \\
(E - H_0(\mathbf{r}))G^A(\mathbf{r}, \mathbf{r}'; E) &= \delta(\mathbf{r} - \mathbf{r}') - \int d\mathbf{r}_1 \Sigma^A(\mathbf{r}, \mathbf{r}_1; E)G^A(\mathbf{r}_1, \mathbf{r}'; E), \\
(E - H_0(\mathbf{r}))G^<(\mathbf{r}, \mathbf{r}'; E) &= \int d\mathbf{r}_1 \Sigma^R(\mathbf{r}, \mathbf{r}_1; E)G^<(\mathbf{r}_1, \mathbf{r}'; E) + \Sigma^>(\mathbf{r}, \mathbf{r}_1; E)G^A(\mathbf{r}_1, \mathbf{r}'; E), \\
(E - H_0(\mathbf{r}))G^>(\mathbf{r}, \mathbf{r}'; E) &= \int d\mathbf{r}_1 \Sigma^A(\mathbf{r}, \mathbf{r}_1; E)G^>(\mathbf{r}_1, \mathbf{r}'; E) + \Sigma^<(\mathbf{r}, \mathbf{r}_1; E)G^R(\mathbf{r}_1, \mathbf{r}'; E).
\end{align*}
\]

The electron and hole concentration are respectively given by
\[
\begin{align*}
n(\mathbf{r}, t) &= \langle \hat{\psi}^\dagger(\mathbf{r}, t)\hat{\psi}(\mathbf{r}, t) \rangle = -i\hbar G^<(\mathbf{r}, t; \mathbf{r}, t), \\
p(\mathbf{r}, t) &= \langle \hat{\psi}(\mathbf{r}, t)\hat{\psi}^\dagger(\mathbf{r}, t) \rangle = +i\hbar G^>(\mathbf{r}, t; \mathbf{r}, t).
\end{align*}
\]

Under the steady-state condition, the relations can be expressed in the energy domain
\[
\begin{align*}
n(\mathbf{r}) &= -i \int \frac{dE}{2\pi} G^<(\mathbf{r}, \mathbf{r}; E), \\
p(\mathbf{r}) &= +i \int \frac{dE}{2\pi} G^>(\mathbf{r}, \mathbf{r}; E).
\end{align*}
\]

The total space charge density is therefore given by \(\rho(\mathbf{r}) = \epsilon[p(\mathbf{r}) - n(\mathbf{r}) + N_D(\mathbf{r}) - N_A(\mathbf{r})]\), where \(\epsilon\) is the absolute value of the electron charge, \(N_D\) and \(N_A\) are the donors and acceptors concentrations.

The current density vector is given by
\[
\mathbf{J} = \frac{e\hbar}{2m_0} \lim_{\mathbf{r}' \rightarrow \mathbf{r}} (\nabla_r - \nabla_{r'})G^<(\mathbf{r}, t; \mathbf{r}', t).
\]

In practice, to evaluate \(\mathbf{J}\) the lesser Green’s function is expanded in a local basis, and the \(\nabla\)-operator and \(m_0\) are replaced by appropriate matrix elements \(h_{m,n}\).

Noticing that at steady-state the time derivative of the charge density is zero. This implies that \(\nabla_r \cdot \mathbf{J} = 0\) and the stationary current should be conserved in the device. In the presence of elastic scattering alone, the current density is conserved for electron at any given energy. With the inelastic scattering, the total current (integrated over energy) should be conserved.

The \(G^R\) and \(G^A\) Green’s functions define the spectral function as
\[
A(\mathbf{r}, \mathbf{r}'; E) = i[G^R(\mathbf{r}, \mathbf{r}'; E) - G^A(\mathbf{r}, \mathbf{r}'; E)].
\]

The spectral function provides information about the nature of the allowed electronic states, regardless of whether they are occupied or not, and can be considered as a generalized density of states. The diagonal elements of the spectral function give the local density of states (LDOS), \(D(\mathbf{r}, E) = \frac{1}{2\pi}A(\mathbf{r}, \mathbf{r}; E)\). Therefore the trace of the spectral function gives the density of states \(N(E) = \text{Tr}[A(E)] = \int d\mathbf{r} A(\mathbf{r}, \mathbf{r}; E)\).

On the other hand, the charge density can be included into the Poisson equation to renew the electrostatic potential, as \(\nabla_r \cdot [\epsilon(\mathbf{r})\nabla_r \phi(\mathbf{r})] + \rho(\mathbf{r}) = 0\), with the charge density \(\rho\), and the dielectric constant \(\epsilon\). Since the potential depends on the charge...
density, which is given by the $G^<$ Green’s function, the exact Green’s function $G$ both determines and is determined by the potential $\phi$. The coupling between Green’s function and the Poisson’s equation needs to be solved self-consistently.

The Hamiltonian in a tight binding (TB) form can be obtained from the Wannier bases naturally. This procedure is called the maximally localized Wannier functions (MLWFs) method [76]. Or it can be obtained by the effective-mass approximation (EMA) and the $k$-$p$ methods. These methods have been successfully utilized to predict the quantum transport behaviors of the devices based on many traditional and 2-D materials [77–87]. It should be noted that in the first principles calculations periodic boundary condition is necessary. As mentioned above, the TFET performance can be improved significantly by vdWHs that are not suitable for the first principles calculations.

7. Conclusions

We have given a literature survey on recently developed TFETs based on 2-D materials and their vdWHs. Compared with conventional MOSFETs, TFETs mainly work through the BTBT mechanism, resulting in large $I_{ON}/I_{OFF}$ ratios within small supply voltages. To boost the on- and off-state behaviors simultaneously, heterojunctions should be adopted in the TFET design. Then, various novel TFETs based on the vdWHs are studied from structures to working mechanisms. We have also presented the quantum transport simulation method based on the NEGF formalism. However, no 2-D materials vdWH TFET in the experiments exhibits a satisfactorily overall performance. There is still a long way to realize 2-D TFET application. However, we hold an optimistic attitude toward vdWH TFET.

Acknowledgements

J.C. acknowledges support in part from the Natural Science Foundation of Jiangsu Province under grant number BK20180456 and from the Key Laboratory for Information Science of Electromagnetic Waves (MoE) under grant numbers EMW201906.

Conflict of interest

The authors declare no conflict of interest.
density, which is given by the Green's function, the exact Green's function both determines and is determined by the potential $\phi$. The coupling between Green's function and the Poisson's equation needs to be solved self-consistently. The Hamiltonian in a tight binding (TB) form can be obtained from the Wannier bases naturally. This procedure is called the maximally localized Wannier functions (MLWFs) method [76]. Or it can be obtained by the effective-mass approximation (EMA) and the $k/C_1$ methods. These methods have been successfully utilized to predict the quantum transport behaviors of the devices based on many traditional and 2-D materials [77–87]. It should be noted that in the first principles calculations periodic boundary condition is necessary. As mentioned above, the TFET performance can be improved significantly by vdWHs that are not suitable for the first principles calculations.

7. Conclusions

We have given a literature survey on recently developed TFETs based on 2-D materials and their vdWHs. Compared with conventional MOSFETs, TFETs mainly work through the BTBT mechanism, resulting in large $I_{ON}/I_{OFF}$ ratios within small supply voltages. To boost the on- and off-state behaviors simultaneously, heterojunctions should be adopted in the TFET design. Then, various novel TFETs based on the vdWHs are studied from structures to working mechanisms. We have also presented the quantum transport simulation method based on the NEGF formalism. However, no 2-D materials vdWH TFET in the experiments exhibits a satisfactorily overall performance. There is still a long way to realize 2-D TFET application. However, we hold an optimistic attitude toward vdWH TFET.

Acknowledgements

J.C. acknowledges support in part from the Natural Science Foundation of Jiangsu Province under grant number BK20180456 and from the Key Laboratory for Information Science of Electromagnetic Waves (MoE) under grant numbers EMW201906.

Conflict of interest

The authors declare no conflict of interest.

Author details

Jiang Cao
School of Electronic and Optical Engineering, Nanjing University of Science and Technology, Nanjing, China

*Address all correspondence to: jiang.cao@njust.edu.cn

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

Tunnel Field Effect Transistors Based on Two-Dimensional Material Van-der-Waals...

DOI: http://dx.doi.org/10.5772/intechopen.93143
References


observations of the SiC(0001) surface. Surface Science. 1975;48(2):463-472


[38] Dolui K, Pemmaraju CD, Sanvito S. Electric field effects on armchair MoS2


[68] Schieve WC, Horwitz LP. Quantum Statistical Mechanics. Benjamin; 2009


Section 4

Organic Field Effect Transistors
Chapter 4

Crystal Polymorph Control for High-Performance Organic Field-Effect Transistors

Zhi-Ping Fan and Hao-Li Zhang

Abstract

Organic molecules are assembled together by weak non-covalent intermolecular interactions in solid state. Multiple crystalline packing states (crystal polymorphism) have commonly existed in the active layer for organic field-effect transistors (OFETs). Different polymorphs, even with the slightest changes in their molecular packing, can differ the charge transport mobility by orders of magnitude. Therefore, accessing new polymorphs can serve as a novel design strategy for attaining high device performance. Here, we review the state of the art in this emerging field of crystal polymorph control. We firstly introduce the role of polymorphism and the methods of polymorph control in organic semiconductors. Then we review the latest studies on the performance of polymorphs in OFET devices. Finally, we discuss the advantages and challenges for polymorphism as a platform for the study of the relationship between molecular packing and charge transport.

Keywords: organic field-effect transistors, organic semiconductors, polymorphism, structure-property relationship, carrier mobility

1. Introduction

An organic field-effect transistor (OFET) is a transistor using an organic semiconducting thin film as the active layer in its channel [1, 2]. Charge carriers are transported in the OFET active layer under the electric field. Through the design of new materials and the improvement of fabrication processes, many impressive developments in the field of OFETs have been achieved [3–6]. It has long been realized that the morphology of the active layer has a crucial impact on its charge transport properties. Tremendous efforts have been devoted to fabricate highly ordered crystalline films to achieve high device performance, including introduction of self-assembled monolayers [7–9], annealing [10, 11], off-center spin coating [4, 12, 13], and solution shearing [14, 15]. However, the lack of knowledge on the intrinsic properties of organic semiconductors remains the barrier for high-performance materials being efficiently developed.

Polymorphism of organic semiconductors has recently received much attention in the field of OFETs [16–18]. Different polymorphic crystals have the same molecular structure but a different molecular arrangement, which can be used as an ideal platform to correlate charge transport with respect to molecular arrangement. Through investigating OFETs with different polymorphs, the relationship between molecular packing and charge transport can be obtained. Recently, some ultra-high-mobility...
Chapter 4

Crystal Polymorph Control for High-Performance Organic Field-Effect Transistors

Zhi-Ping Fan and Hao-Li Zhang

Abstract

Organic molecules are assembled together by weak non-covalent intermolecular interactions in solid state. Multiple crystalline packing states (crystal polymorphism) have commonly existed in the active layer for organic field-effect transistors (OFETs). Different polymorphs, even with the slightest changes in their molecular packing, can differ the charge transport mobility by orders of magnitude. Therefore, accessing new polymorphs can serve as a novel design strategy for attaining high device performance. Here, we review the state of the art in this emerging field of crystal polymorph control. We firstly introduce the role of polymorphism and the methods of polymorph control in organic semiconductors. Then we review the latest studies on the performance of polymorphs in OFET devices. Finally, we discuss the advantages and challenges for polymorphism as a platform for the study of the relationship between molecular packing and charge transport.

Keywords: organic field-effect transistors, organic semiconductors, polymorphism, structure-property relationship, carrier mobility

1. Introduction

An organic field-effect transistor (OFET) is a transistor using an organic semiconducting thin film as the active layer in its channel [1, 2]. Charge carriers are transported in the OFET active layer under the electric field. Through the design of new materials and the improvement of fabrication processes, many impressive developments in the field of OFETs have been achieved [3–6]. It has long been realized that the morphology of the active layer has a crucial impact on its charge transport properties. Tremendous efforts have been devoted to fabricate highly ordered crystalline films to achieve high device performance, including introduction of self-assembled monolayers [7–9], annealing [10, 11], off-center spin coating [4, 12, 13], and solution shearing [14, 15]. However, the lack of knowledge on the intrinsic properties of organic semiconductors remains the barrier for high-performance materials being efficiently developed.

Polymorphism of organic semiconductors has recently received much attention in the field of OFETs [16–18]. Different polymorphic crystals have the same molecular structure but a different molecular arrangement, which can be used as an ideal platform to correlate charge transport with respect to molecular arrangement. Through investigating OFETs with different polymorphs, the relationship between molecular packing and charge transport can be obtained. Recently, some ultra-high-mobility
OFETs have been obtained by controlling the polymorphic structures of organic semiconductors, revealing that the crystal polymorph control has become an efficient strategy for the manufacture of high-performance OFETs [4, 17].

1.1 What is polymorphism?

Polymorphism refers to the ability for the same compound to adopt multiple crystalline packing states. Organic molecules assemble into crystals by weak inter-molecular interactions, typically via van der Waals and electrostatic interactions. Many thermodynamic and kinetics factors (such as temperature, solvent mixtures, speed of crystallization, seeding, and pH) can have significant impacts on crystal growth, leading to polymorphism prevalent among organic materials. For instance, a continuous investigation on polymorphism has indicated that approximately one-third of organic substances show polymorphism under normal pressure conditions [19, 20]. Different polymorphs often have distinct physical properties such as solubility, melting point, and electrical, optical, and mechanical properties [21]. The interest in polymorphism has increased significantly in recent years, particularly in the pharmaceutical and material science fields [17, 22].

1.2 The role of polymorphism in OFET

The charge transport property of organic semiconductors is sensitive to the molecular packing, where a slight change in molecular packing may result in huge difference in charge carrier mobility [23]. The side-chain engineering, which is efficient in tailoring the molecular packing, has been extensively applied to develop high-performance organic semiconductors [24–27]. However, the introduction of side chains alters the molecular structure, which makes the investigation on relationship between molecular packing and charge transport very complex.

Polymorphism offers an opportunity to tailor the molecular packing of a material, without affecting its chemical components. For example, rubrene can crystallize into three crystalline polymorphs, including an orthorhombic, a triclinic, and a monoclinic phase (Figure 1a) [28–30]. Taking advantage of polymorphism, it is possible to fabricate OFETs from the same organic semiconductor but with different polymorphs, hence, with different properties (Figure 1b). Importantly, by

Figure 1.
(a) Molecular structure and the crystal phases of rubrene. (b) Schematic diagram for the fabrication of the OFETs from microcrystals of different polymorphs.
measuring charge transport performance in OFETs from different polymorphs, a direct relationship between molecular packing and charge transport can be established. Thus, many investigations on charge transport in different polymorphs have been performed in thin-film transistors, including some benchmark organic semiconductors like pentacene derivatives [15, 31, 32], rubrene [28–30], sexithiophene (6T) [33–36], and [1]benzothieno[3,2-b][1]benzothiophene (BTBT) derivatives [10, 37, 38]. However, the different factors affecting the device performance, including crystallinity, grain size, and grain boundaries, are difficult to be eliminated in thin-film transistors. Thus, tremendous efforts have been paid to manufacture OFETs from highly crystalline films even single crystals [39–44]. Especially, single-crystal OFETs from different polymorphs have attracted increasing attention [45]. Compared to polycrystalline films, single crystals have the advantages of high molecular ordering and minimal grain boundaries, and its structure is much easier to determine.

There is no doubt that high-performance OFETs can be obtained by tailoring molecular packing motifs in the active layer. Among the investigations on polymorphism of organic semiconductors, several high-mobility OFETs have been manufactured by polymorph control, such as the TIPS-pentacene [46], C8-BTBT [4], C6-DBTDT [47], and TiOPC [48]. Tailoring polymorphs has become an emerging design strategy for high-performance organic electronics.

2. Methods of polymorph control in organic semiconductors

Though polymorphism is observed on many organic semiconductors, the fabrication of each polymorph with high purity is very difficult. For instance, even for the extensively studied organic semiconductors like pentacene and BTBT derivatives, only part of their polymorphs have been useful to establish the correlation between the material molecular packing and its charge transport properties [17]. The difficulties for the investigations on polymorphism include the fabrication of pure polymorphs and the determination of their crystal structures, where the polymorph control is fundamental. Some of the polymorph control methods most commonly applied to organic semiconductors are discussed below.

2.1 Solvent control

Solution process is important for the fabrication of organic semiconductor devices, which has the advantages of low-cost and large-area fabrication. In solution processes, solvent-induced polymorphism has been frequently observed in organic semiconductors such as DB-TTF [49], DT-TTF [50], TIPS-pentacene [51], and so on. Consequently, the solvent of choice for solution-processed organic semiconductors has become a commonly practiced method for high-throughput polymorph screening. For example, the triethylsilylethynyl anthradi thiophene (TES-ADT) films can crystallize into two polymorphs from different solvents [52–54]. The polymorph selectivity for solution processes mostly relates to the polarity of solvents, while the concentration can also induce polymorphism [47, 55]. For instance, the C6-DBTDT molecules can crystallize into the $\alpha$-phase and $\beta$-phase crystals from high concentration and dilute chlorobenzene solutions, respectively [47]. At the molecular level, the specific interactions between semiconductor and solvent molecules in the solution can induce the nuclei formation in a particular polymorph and therefore result in polymorph selectivity as a function of the solvent or the concentration [56].
2.2 Temperature control

The thermodynamic polymorphic selection is usually observed from deposition of organic semiconductors by physical vapor transport (PVT) processes [57]. In a study by Stevens et al., TMS-DBC crystals were synthesized in a crystallization tube by PVT method, where two polymorphs grew at different temperature regions [58]. The red low-temperature (LT) polymorph was obtained in regions with tube temperature about 25–65°C, while the yellow high-temperature (HT) polymorph grew in regions with temperature around 130–170°C. The two polymorphs were found extremely stable, which did not interconvert to the other crystal structure with subsequent solvent or thermal treatments. Temperature-induced polymorphism was also observed from TiOPC crystals fabricated by PVT technology [48]. Sheetlike α-phase TiOPC crystals were obtained on the substrate at the temperature zone of about 210°C, while ribbonlike β-phase crystals were grown at the temperature zone of about 180°C. For many polymorphic materials, most of the polymorphs are temperature sensitive, where thermal-induced phase transition is allowed. Consequently, temperature-induced polymorph selectivity is becoming an important strategy to access and study different polymorphs.

2.3 Crystallization through kinetics control

Crystallization through kinetics control is a powerful method for accessing metastable polymorphs, especially in thin-film geometry where kinetic trapping and thin-film confinement work in synergy. In a study by Wedl et al. [59], thin films of dihexylterthiophene (DH3T) were fabricated by spin coating, dip coating, drop casting, and physical vapor deposition, i.e., with very different crystallization speed. Three polymorphs of DH3T were discovered from the experiment, which was noted as the α-phase, β-phase, and the metastable thin-film phase. The crystallization speed was found to be a key parameter to control the respective polymorphs present in the films. The metastable thin-film phase was obtained from deposition techniques with fast crystallization speeds, such as physical vapor deposition, spin coating, drop casting with fast solvent evaporation, and dip coating with high withdrawal velocity. In contrast, a mixture of two stable polymorphs was observed in films fabricated by both drop coating and dip coating with slow evaporation of solvent. Crystallization kinetics control was also applied in a study by Giri et al. [14], wherein the solution shearing method with a function of shearing speed was utilized to fabricate thin films of TIPS-pentacene. Through fast solvent evaporation and quick crystallization, metastable states were kinetically trapped, which were relaxed to more stable states with toluene vapor annealing.

2.4 Templating via heterogeneous nucleation

Organic molecules are assembled by weak intermolecular interactions into their crystalline form, which can be affected by the molecule-surface interaction and the molecule-molecule interaction from additives. In other words, substrates and additives can act as templates to alter the crystal structure of organic semiconductors. The substrate can promote heterogeneous nucleation of a particular polymorph due to specific interface interactions. On the substrate-thin-film interface, substrate-induced polymorphs (SIPs) are usually observed in the first few molecular layers, whose molecular packing are different from that in the bulk of the film. For example, two SIPs were firstly observed in thin films of pentacene, including a thin-film phase with d-spacing of 15.4 Å and a single-layer phase with d-spacing of 16.1 Å [32, 60, 61]. In contrast, the single-crystal phase of pentacene
exhibits the d-spacing of 14.1 Å [62–64]. SIPs were also observed in films of the 2,7-diocetylxy-BTBT (C_{8}O-BTBT-OC_{8}) derivative [10]. The C_{8}O-BTBT-OC_{8} molecules adopt a slipped π-π stacking in bulk crystal while exhibiting a herring-bone packing motif in the thin-film phase. However, the SIP of C_{8}O-BTBT-OC_{8} is a metastable form induced by the substrate, which is converted to the bulk form in 6 months or by chloroform vapor annealing. Although SIPs are commonly observed in thin films of organic semiconductors, studies on the formation of SIPs are limited [65].

Polymer additives have been demonstrated effective for polymorph control. In a study on polymorphism of TIPS-pentacene, conjugated polymer additives including poly(3-hexylthiophene) (P3HT) and region random TIPS-pentacene-bithiophene polymer (PnBT-RRa) were used to template the formation of a polymorph [66]. Two new polymorphs of TIPS-pentacene were obtained, including the phase II and phase III that were synthesized form TIPS-pentacene/PnBT-RRa blend and TIPS-pentacene/P3HT blend, respectively. Compared to the phase I obtained from pure TIPS-pentacene, the phase II exhibits very small changes in crystal structure, which is attributed to the structural similarity between TIPS-pentacene and PnBT-RRa as well as their strong intermolecular interactions. In contrast, the crystal structure of phase III exhibits a large difference compared to the phase I, due to the lack of structural similarity between TIPS-pentacene and P3HT. These results demonstrate the possibility of using polymer additives as templates for accessing various polymorph phases.

2.5 Postdeposition control

Postdeposition processing is a commonly used method to investigate phase transition, from which various polymorphs can be accessed. Solvent and thermal annealing is widely used for postdeposition treatments to increase crystallinity, to enlarge grain size, and in some cases to alter the molecular packing in films of organic semiconductors [67–69]. In a study by Hiszpanski et al. [70], three polymorphs of contorted hexabenzocoronene (c-HBC) have been obtained by the application of both thermal and solvent vapor annealing. The P21/c polymorph of c-HBC is obtained from the amorphous film by thermal annealing. In contrast, polymorph II is accessed from either the amorphous film or the P21/c polymorph by tetrahydrofuran vapor annealing. Subsequently, thermal annealing of polymorph II always yields polymorph II. From an investigation by Campione et al., α-tetrathiophene (α-4T)/LT single crystals were obtained by the floating-drop technique, and a crystal to crystal phase transition was observed at 191°C from α-4T/LT to α-4T/HT, obtaining large and thick α-4T/HT single crystals [71].

2.6 Other methods

In addition to the major methods summarized above, a variety of novel approaches have been developed to control polymorphs. A direct strategy to change the crystal phase is to apply pressure on crystals. For instance, pressure-induced phase transition was observed from rubrene and fullerene derivatives [72–76]. Ito et al. and Segara et al. reported mechanically induced phase transitions [77, 78]. The nucleation of a polymorph is often affected by many processing parameters. For example, Lee et al. successfully fabricated a metastable polymorph of quaterrylene diimide by flow-assisted crystallization [79]. He et al. synthesized a new polymorph of Cl2-NDI by vapor sublimation in air [18]. Even light can have effects on polymorph formation. As investigated by Pithan et al., two polymorphs of sexithiophene were obtained in dark and illumination environments [33].
3. Charge transport in OFETs with different polymorphs

Polymorphism is an important platform to study the charge transport mechanism in organic semiconductors because in polymorphs the crystal structure is the only variable, while the chemical structure remains identical [80]. By studying a polymorphic organic semiconductor, changes in charge transport can be directly associated with the differences in molecular packing. Many studies have attempted without success to reveal the relationship between charge transport and molecular packing, including experimental studies and quantum chemical calculations on different polymorphs.

3.1 Theoretical studies

Charge transport in inorganic semiconductors is well described by the band-like charge transport model. In contrast, to describe charge transport in organic semiconductors is much complex, where both electron–electron and electron–phonon interactions must be taken into account [81, 82]. A phonon is described as a particle-like quantized mode of vibrational energy, which arises from oscillating atoms within a crystal. In organic crystals, the molecule packing can be significantly disrupted by thermal functions due to the weak intermolecular interactions. Therefore, the charge transport behavior of organic semiconductors is temperature dependent [83]. It turns out that a charge-hopping model is commonly observed at near and above room temperatures [84], while a band-like transport model is typically observed in single crystals at lower temperatures [85].

The OFET devices mostly work at near and above room temperatures and follow a hopping transport mechanism. The hopping mobility can be deduced from the Marcus theory through Eq. (1) [17, 86]:

$$\mu_{\text{hop}} = \frac{ea^2 t^2}{k_B T h} \left[ \frac{\pi}{2E_{\text{pol}} k_B T} \right]^{\frac{1}{2}} \exp \left( - \frac{E_{\text{pol}}}{2k_B T} \right)$$  (1)

where $e$ is electron charge, $a$ is the spacing between molecules, $t$ is the charge transfer integral, $k_B$ is the Boltzmann constant, $T$ is temperature, $h$ is Planck constant, and $E_{\text{pol}}$ is the polaron binding energy. The polaron binding energy is related to the reorganization energy ($\lambda_{\text{reorg}}$) via $E_{\text{pol}} = \lambda_{\text{reorg}}/2$. The reorganization energy ($\lambda_{\text{reorg}}$) depicts both the intramolecular and intermolecular contributions to the change in the geometry of the molecules during charge transfer [87]. In organic crystals, two major parameters affect the charge carrier mobility, which are the transfer integral ($t$) and the reorganization energy ($\lambda_{\text{reorg}}$). The transfer integral and the reorganization energy can be quantitatively determined by quantum chemical calculations, and therefore, the hopping mobility can be estimated. In general, organic semiconductors with higher transfer integral and lower reorganization energy have higher charge carrier mobility.

Taking advantages of the quantum chemical calculations, the relationship between molecular packing and charge transport can be examined. For instance, Bredas et al. simulated the sexithiophene dimers to understand the effect of the molecular overlap on the transfer integral between adjacent molecules [88]. First, the HOMO and LUMO energy splittings were examined with a variation in the intermolecular distance between the conjugated planes. Next, by keeping the bottom molecule and the intermolecular distance between the sexithiophene (6T) dimers (4 Å) fixed, the effects of lateral molecular displacement along the conjugated plane on the energy splittings were examined by moving the top 6T molecule. The energy splitting is directly proportional to the charge transfer integral ($t$). The electronic splittings of HOMO and LUMO exhibit an exponential decay
as the intermolecular distance is increased. In contrast, the HOMO/LUMO energy splittings show large oscillations and tend to abate as the lateral displacement along the conjugated plane is increased. These results indicate that charge transport in organic semiconductors is sensitive to molecular packing. Consequently, altering the molecular packing, i.e., tuning the polymorph structure of organic semiconductors, provides an opportunity to improve the performance of OFETs.

3.2 Thin-film transistors with different polymorphs

Organic thin-film transistors are easy to fabricate in large area by solution processing and therefore have been widely used in various electronic devices like electronic paper [89] and medical sensors [90, 91]. However, the semiconductor processing method and conditions can greatly affect the molecular packing motif and consequently can dramatically affect the device performance (see Section 2). To date, the knowledge on how the charge transport in semiconductor films depends on molecular packing motif is still very limited. In this section, the relationship between molecular packing and charge transport will be discussed, giving some recent investigations as examples.

3.2.1 Pentacene

Pentacene is a benchmark organic semiconductor synthesized in 1912 [92], which exhibits excellent charge transport performance in thin-film transistor [93]. To date, there are five different polymorphs known for pentacene [9, 31, 32, 94]. As shown in Figure 2, the five polymorphs of pentacene are classified by their molecular layer thickness (d-spacing), where four thin-film forms exhibit d-spacing of 14.1, 14.4, 15.0, and 15.4 Å [31], and a monolayer form shows d-spacing of 16.1 Å [60]. However, among the five polymorphs, complete structural data have only been determined for the 14.1 and 14.4 Å polymorphs, where the 14.1 Å polymorph shares a similar packing as the single crystals. The single crystal of pentacene was reported with mobility around 5–40 cm² V⁻¹ s⁻¹ [43, 95]. A recent study by Ji et al.

![Figure 2.](image)

(a) Schematic drawing of the crystal structures of the pentacene polymorphs [31]. Copyright 2003, American Chemical Society. (b) Normal views of the ab planes of the bulk and the monolayer structures of pentacene [60]. Copyright 2004, American Chemical Society.
reported that the polymorph with d-spacing of 16.2 Å has a mobility of up to 30.6 cm$^2$ V$^{-1}$ s$^{-1}$ [93]. As for the other polymorphs, to stabilize and isolate a pure polymorph for transistor fabrication has been challenging. Thus, more investigation on the relationship between molecular packing and charge transport for pentacene remains a serious topic of research.

3.2.2 6,13-Bis(triisopropylsilylethynyl)-pentacene

In 2001, Anthony et al. introduced triisopropylsilylethynyl (TIPS) group to the pentacene core, obtaining a very soluble pentacene derivative, i.e. TIPS-pentacene [46]. Different from the herringbone-stacked pentacene molecules, the TIPS-pentacene molecules adopt a brick-wall stacking in solid state. Several recent investigations have revealed that TIPS-pentacene exhibits polymorphism. For instance, Diao et al. fabricated five different polymorphs of TIPS-pentacene by using the solution shearing technology [15]. The five polymorphs have been categorized into three families: I and Ib, II and IIb, and III. Within each family, there is only a slight change in one or two unit cell parameters between the polymorphs. Among different family (polymorphs I, II, and III), the main structural differences are changes in the π-π stacking distance and the extent of overlap between adjacent molecules (Figure 3). Form I has larger π-π stacking distance than that of forms II and III, where pair I in form III exhibits a record low-stacking distance of less than 3 Å. As a result, form I exhibits ambipolar charge transport property, with hole and electron mobility of 3.8 and 6.81 cm$^2$ V$^{-1}$ s$^{-1}$, respectively. Form II shows the highest mobility up to 11 cm$^2$ V$^{-1}$ s$^{-1}$. In sharp contrast, form III possesses the lowest mobility around 0.09 cm$^2$ V$^{-1}$ s$^{-1}$. The quantum chemical calculations indicate a much smaller hole transfer integral for form III compared to form I and form II. Form II with moderate π-π stacking distance has the largest hole transfer integral.

![Figure 3](image.png)

**Figure 3.**
Comparison of the three major polymorphs of TIPS-pentacene in their π-π stacking (A) and molecular offset along the conjugated backbone (B, C) as obtained from the crystallographic refinement calculations [15].

*Copyright 2014, American Chemical Society.*
and therefore exhibits the highest mobility. This result shows that small π-π stacking distance does not always help to improve charge transport properties.

### 3.2.3 2,7-Dioctyl[1]benzothieno[3,2-b][1]benzothiophene

2,7-Dioctyl[1]benzothieno[3,2-b][1]benzothiophene (C8-BTBT) is an extensively studied air-stable organic semiconductor, which often shows very high hole mobility in OFET devices [4, 96, 97]. In a recent study by Yuan et al., ultra-high mobility up to 43 cm² V⁻¹ s⁻¹ was obtained from thin-film transistors based on a metastable polymorph of C8-BTBT film [4]. The metastable polymorph was fabricated by introducing polystyrene additive and using an off-center spin-coating method. After thermal annealing, the metastable polymorph was relaxed to the equilibrium polymorph, along with a sharp decrease of carrier mobility. However, the correlation between molecular packing and charge transport for the C8-BTBT films is difficult to establish. The authors stated that the beam damage during grazing incidence X-ray diffraction (GIXD) measurements made it impossible to obtain the precise crystal packing structure for the metastable polymorph. Moreover, the crystal alignment was also disrupted after thermal annealing, making it difficult to attribute the mobility drop entirely to crystal structure change.

### 3.2.4 5,11-Bis(triethylsilyl ethynyl)anthradithiophene

5,11-Bis(triethylsilyl ethynyl)anthradithiophene (TES-ADT) is a high-performance organic semiconductor with good solubility [53]. In a study by Yu and colleagues, four polymorphs of TES-ADT were obtained in thin films, including three thin-film forms (α, β, and γ polymorphs) and one amorphous form [98]. The α-phase film exhibited the highest hole mobility of 0.4 cm² V⁻¹ s⁻¹, which was about two orders of magnitude higher than that of the β and γ polymorphs. However, in a study by Chen et al., the β-phase film fabricated from toluene by drop casting had a higher mobility (0.22 cm² V⁻¹ s⁻¹) than that of α-phase film from tetrahydrofuran (0.06 cm² V⁻¹ s⁻¹) [52]. The opposite results from these two investigations reveal that directly correlating mobility to molecular packing from thin-film transistor with different polymorphs is challenging. It is known that many factors can affect the charge transport in thin-film transistors, including film morphology, degree of crystallinity, orientation, grain size, grain boundaries, and so on.

### 3.3 Single-crystal transistors with different polymorphs

Single-crystal transistors are preferred for fundamental studies on structure-charge transport relationships owing to their high molecular ordering and no grain boundaries. However, structure-property investigations have been successfully performed for only a small number of organic semiconductors by means of single-crystal transistors. Compared to thin-film transistors, the manufacture of single-crystal OFETs is more complicated, which generally requires the use of high-precision deposition or micromanipulation techniques. Moreover, the preparation of single crystals with different polymorphs is very difficult. In this section, some examples of single-crystal OFETs are introduced.

#### 3.3.1 Rubrene

Rubrene is an excellent organic semiconductor with single-crystal mobility up to 20 cm² V⁻¹ s⁻¹ [99]. Four polymorphs of rubrene, including a monoclinic, a triclinic, and two orthorhombic forms, have been known for a long time [30],

but the structure-charge transport relationship has only been discussed recently. In an investigation by Matsukawa et al., an orthorhombic single crystal exhibited high carrier mobility up to 1.6 cm² V⁻¹ s⁻¹, while that of the triclinic form was only 0.1 cm² V⁻¹ s⁻¹ [29, 100].

The two polymorphs share similar π-π stacking distances, while the density of the π-stacking column in the (001) plane of orthorhombic crystal structure (Figure 4a) is much higher than that of the (0−11) plane of the triclinic crystal structure (Figure 4b). In other words, the π-π overlap along the carrier conduction direction in orthorhombic crystal is significantly larger than that in the triclinic crystal. Consequently, the orthorhombic crystal exhibits higher carrier mobility than the triclinic crystal.

3.3.2 Tetrathiafulvalene

Two polymorphs of tetrathiafulvalene (TTF), including a monoclinic orange crystal and a triclinic yellow crystals, were found many years ago [101]. The single-crystal transistors of the two polymorphs were fabricated by Jiang and colleagues recently [102]. Based on single-crystal transistors, the charge transport performance associated with molecular packing was discussed. The monoclinic α-form yielded a higher mobility of approximately 1.2 cm² V⁻¹ s⁻¹, while that of the triclinic β-form was around 0.23 cm² V⁻¹ s⁻¹. Compared to the β-form, the α-form shows strong π-π stacking along the short b axis and short contacts between S atoms (Figure 5), which may be the main factor contributing to the higher mobility.

3.3.3 Dibenzotetrathiafulvalene

Brillante et al. investigated the polymorphism of dibenzotetrathiafulvalene (DB-TTF), and four polymorphs were found [49]. The pure α-phase crystals were obtained from chlorobenzene or dimethylformamide solution [103]. In contrast, the β-phase crystals were synthesized from hot saturated toluene solution and were usually accompanied with the α-phase crystals. Moreover, γ-phase thin films were fabricated by ultra-high vacuum (UHV) vapor deposition on SiO₂ substrates at temperatures of 50–70°C and drop casting of colloidal composite solutions of polystyrene (PS) and DB-TTF. The fourth polymorph, the δ-phase, was obtained physically pure by crystallization from a mixture solution of isopropanol and nitromethane, as well as by vapor deposition under vacuum. However, among the four polymorphs, only the full-unit-cell parameters of the α- and β-phase crystals have been obtained (Figure 6).

In the α-phase crystal, the molecules adopt a face-to-face herringbone structure, possessing a good π-π overlap. Though the β-phase crystal also shows a herringbone
motif, the edge-to-face molecular packing neither results in π-π overlap between consecutive molecules in the stacks along b axis nor short contacts between adjacent columns. The solution-prepared single-crystal transistors based on α-phase crystal showed best hole mobility of up to 1.0 cm² V⁻¹ s⁻¹ [103].

3.3.4 Dithiophene-tetrathiafulvalene

Dithiophene-tetrathiafulvalene (DT-TTF) is a promising high-performance organic semiconductor, whose single-crystal OFETs were reported with high hole mobility up to 3.6 cm² V⁻¹ s⁻¹ [104]. Long platted crystals of DT-TTF can be easily prepared from a variety of solutions [104–106], which were named as the α-phase. In a study by Pfattner and colleagues, a new β-phase polymorph of DT-TTF was obtained as hexagonal-shaped platelet-like crystals [50]. The β-phase crystals were grown on some substrates from a solution of toluene or dichlorobenzene, mixed with crystals of the α-phase by ultrasonication of the solution before drop casting. The relative ratio of β-DT-TTF increased, whereas the α-phase was mostly obtained in the presence of small seed crystals. This indicates that the crystallization of α-phase probably starts in the solution, while the β-phase crystallizes directly on the substrate. The single-crystal OFETs of the two polymorphs were fabricated, and the device performances were measured, giving the hole mobilities of 1.18 and 0.16 cm² V⁻¹ s⁻¹ from the α-phase and β-phase crystals, respectively. Though the precise crystal structure of the β-phase crystal was not obtained, the analysis...
of crystal structures for the two polymorphs revealed smaller distances between neighboring molecules in the α-phase crystal which may facilitate charge transport.

3.3.5 7,14-Bis((trimethylsilyl)ethynyl)-dibenzo[b,def]-chrysene

Stevens et al. found two polymorphs of 7,14-bis((trimethylsilyl)ethynyl)-dibenzo[b,def]-chrysene (TMS-DBC) using the physical vapor transport technology [58]. The first polymorph was obtained as red needles at low temperature, which was named as LT-phase (Figure 7a). The second polymorph was formed at high temperature as yellow plates and named HT-phase (Figure 7b). Further investigations found that the LT-phase can also be fabricated from solution and could not be converted into HT-phase by thermal annealing. Single-crystal OFETs of the two polymorphs were fabricated. The results revealed that the hole mobility of the HT-phase is up to 2.1 cm² V⁻¹ s⁻¹, while that of the LT-phase is only 0.028 cm² V⁻¹ s⁻¹.

As shown in Figure 7, the LT-phase adopts one-dimensional (1D) slipped stacking, while the HT-phase exhibits two-dimensional (2D) brick-wall stacking. Quantum chemical calculations revealed that the LT-phase possesses 1D charge transport channel along the π-stacking direction with a transfer integral of −86.8 × 10⁻³ eV (Figure 7b). In contrast, the HT-phase possesses exhibits 2D charge transfer channels with transfer integrals of −77.3 × 10⁻³ and −41 × 10⁻³ eV along the t₁ and t₂ directions, respectively (Figure 7e). Though the HT-phase exhibits slightly smaller transfer integral (absolute value) than that of the LT-phase, its 2D charge transport channels benefit charge transfer, which allows charge carriers to take alternative pathways around defects or trap states. As a result, the HT-phase facilitates higher mobility than the LT-phase.

3.3.6 N,N′-bis-(heptafluorobutyl)-2,6-dichloro-1,4,5,8-naphthalene tetracarboxylic diimide

Würthner et al. manufactured single-crystal transistors based on α-phase crystals of N,N′-bis-(heptafluorobutyl)-2,6-dichloro-1,4,5,8-naphthalene tetracarboxylic diimide (Cl₂-NDI), which showed electron mobility up to 8.6 cm² V⁻¹ s⁻¹.
achieving the best performance for air-stable n-type OFETs reported till now [107]. The α-phase polymorph of Cl2-NDI was grown on n-octadecyl triethoxysilane-modified substrates resulting in ribbon-shaped crystals by drop casting via CHCl3 solution. In a study by He et al., the ribbon-shaped β-phase crystals were grown on various substrates like Si/SiO2 by sublimation in air ambient pressure [108]. The single-crystal transistors of β-phase crystals exhibited a maximum electron mobility of 3.5 cm2 V−1 s−1.

In the α-phase crystal, Cl2-NDI molecules adopt a herringbone packing motif, where nearly half of each molecular skeleton overlaps with the adjacent molecule at a close π-stack distance of 3.27 Å. In contrast, molecules in the β-phase crystal exhibit a two-dimensional brick-wall packing arrangement with a π-stack distance of 3.29 and 3.32 Å. The selected area electron diffraction (SAED) studies revealed that single-crystal transistors for both the α-phase and β-phase crystals were measured along the π-π stacking direction. Compared to the α-phase crystal, the β-phase crystal possesses a weaker electronic coupling along the π-π stacking direction and a longer percolation pathway for electrons to cross the unit cell, which explains lower carrier mobility.

3.3.7 Dihexyl-dibenzo[d, d′]thieno[3, 2-b; 4,5-b′]dithiophene

In an investigation by He et al., dihexyl-dibenzo[d, d′]thieno[3, 2-b; 4,5-b′] dithiophene (C6-DBTDT) was synthesized efficiently [47]; two polymorphs of C6-DBTDT were obtained by drop casting of solutions with different concentration in chlorobenzene or toluene. The platelet-like α-phase single crystals were prepared through drop casting from a high concentration chlorobenzene solution (5.0 mg/mL). In contrast, the micro-ribbonlike β-phase single crystals were formed from a relatively diluted chlorobenzene solution (0.3 mg/mL). Single-crystal transistors were fabricated, where the α-phase and β-phase crystals exhibited hole mobilities of 8.5 and 18.9 cm2 V−1 s−1, respectively.

It is generally believed that only the HOMO level contributes to hole charge carrier transport from one molecule to another adjacent molecule. The electronic couplings of adjacent molecules in the α-phase and β-phase crystals were calculated by the quantum chemical calculations. The results indicated that the electronic couplings of HOMO between adjacent molecules in α-phase crystal are larger than that in β-phase crystal. On the other hand, the electronic couplings of HOMO demonstrate that the α-phase crystals may facilitate charge transport, which is in opposition to the experimental results. The authors noted that the electronic couplings of (HOMO-1)s for β-phase could be much larger than that of α-phase, which is near to the HOMO level. It was thought that (HOMO-1) level plays an important role in the charge transporting behavior.

3.3.8 2,8-Bis(butyl(methyl)amino)-inden[1,2-b]fluorene-6,12-dione (BMA-IFD)

In a recent investigation by Fan et al., a new molecule, indeno[1,2-b]fluorene-6,12-dione derivative, i.e., BMA-IFD, was designed and synthesized [55]. Two polymorphs of BMA-IFD were easily obtained by crystallization from solution. The ribbon-shaped α-phase crystal (Figure 8a) was obtained from chloroform (1 mg/ml), while the flake-shaped β-phase crystal (Figure 8b) was obtained from xylene solution (0.2 mg/ml). Single-crystal OFETs were fabricated and measured. The results showed that the β-phase polymorph exhibits hole mobility up to 1.26 cm2 V−1 s−1, much higher than that of the α-phase crystals (0.21 cm2 V−1 s−1).

The α-phase and the β-phase crystals, whose structures were experimentally determined, were investigated by quantum chemical calculations to associate the
charge transport properties with the molecular packing structures. The results show that a one-dimensional (1D) electron coupling between adjacent molecules is observed in the α-phase crystal (Figure 8c). In comparison, a two-dimensional (2D) electron coupling between adjacent molecules is found in the β-phase crystal (Figure 8d). Though the values of transfer integrals are close for the two polymorphs, the β-phase polymorph possesses a 2D charge transport network and therefore exhibits higher carrier mobility.

3.3.9 Titanyl phthalocyanine

Titanyl phthalocyanine (TiOPC) is a well-known organic semiconductor and photoconductor; however, it exhibits poor solubility in common solvents. In a recent study by Zhang et al., TiOPC crystals were synthesized by physical vapor transport (PVT) technique through a two-zone horizontal tube furnace [6]. Some sheet crystals were obtained at the temperature zone of about 210°C, while some ribbon crystals were grown at the temperature zone of about 180°C. The sheet and ribbon crystals belong to the α-phase and β-phase polymorphs, respectively. The measurements on single-crystal OFETs of the two polymorphs demonstrated that the α-phase crystals exhibit excellent charge transport property with mobility up to 26.8 cm² V⁻¹ s⁻¹, while that of β-phase crystals are only 0.1 cm² V⁻¹ s⁻¹.

The crystal structures of the two polymorphs were determined, where the α-phase and β-phase crystals exhibit a 2D lamellar brick stone motif and an unusual 3D framework, respectively. The main difference in electronic coupling of the two polymorphs was a strong interlayer electronic couplings perpendicular to the current direction in the β-phase crystal. The strong interlayer electronic couplings may result in destructive interference effects that remarkably diminish the charge carrier mobility.
4. Conclusion and outlook

Herein, the polymorphism in organic semiconductors is introduced, including the common strategies for polymorph control and investigations on OFETs from different polymorphs. Polymorphism is proved to be an excellent platform to directly correlate the molecular packing with charge transport for organic semiconductors; such investigations are very limited so far. A main challenge is to precisely tailor thermodynamic and kinetic factors of crystal nucleation and growth for large-area thin films or high-quality single crystals. Among the investigations on polymorphism, several polymorphs with outstanding charge transport performance have been obtained, demonstrating that altering the crystal polymorph structure of organic semiconductors is an efficient strategy to access high-performance OFETs. However, the majority of the high-mobility polymorphs are metastable. Consequently, getting insight into the relationship between molecular structure and crystal polymorph remains an important issue, which is essential for the rational design of molecular structures to further develop the desired crystal polymorphs with outstanding electrical characteristics.

Acknowledgements

This work is supported by the National Key R&D Program of China (2017YFA0204903), National Natural Science Foundation of China (NSFC. 51733004, 51525303, 221702085, 21673106, 21602093, 21572086, 1522203), 111 Project, and the Fundamental Research Funds for the Central Universities. The authors thank beam line BL14B1 (Shanghai Synchrotron Radiation Facility) for providing the beam time.

Conflict of interest

The authors declare no conflict of interest.

Author details

Zhi-Ping Fan¹,² and Hao-Li Zhang*³

1 State Key Laboratory of Applied Organic Chemistry, College of Chemistry and Chemical Engineering, Lanzhou University, Lanzhou, China

2 School of Materials Science and Engineering, Nanchang University, Nanchang, China

*Address all correspondence to: haoli.zhang@lzu.edu.cn

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
References


[53] Payne MM et al. Organic field-effect transistors from solution-deposited functionalized acenes with mobilities as high as 1 cm²/V s. Journal of the American Chemical Society. 2005;127:4986-4987

[54] Lee SS et al. Controlling nucleation and crystallization in solution-processed


[71] Campione M et al. Crystal-to-crystal phase transition in alpha-quaterthiophene: An optical and


[73] Iwasa Y et al. New phases of C60 synthesized at high pressure. Science. 1994;264:1570-1572


[91] Zhang F et al. Flexible and self-powered temperature-pressure...
Crystal Polymorph Control for High-Performance Organic Field-Effect Transistors
DOI: http://dx.doi.org/10.5772/intechopen.91905


Chapter 5
High Capacitance Dielectrics for Low Voltage Operated OFETs
Navid Mohammadian and Leszek A. Majewski

Abstract
Low-voltage, organic field-effect transistors (OFETs) have a high potential to be key components of low-cost, flexible, and large-area electronics. However, to be able to employ OFETs in the next generation of the electronic devices, the reduction of their operational voltage is urgently needed. Ideally, to be power efficient, OFETs are operated with gate voltages as low as possible. To fulfill this requirement, low values of transistor threshold voltage ($V_t$) and subthreshold swing ($SS$) are essential. Ideally, $V_t$ should be around 0 V and $SS$ close to 60 mV/dec, which is the theoretical limit of subthreshold swing at 300 K. This is a very challenging task as it requires the gate dielectric thickness to be reduced below 10 nm. Here, the most promising strategies toward high capacitance dielectrics for low voltage operated OFETs are covered and discussed.

Keywords: thin-film transistor (TFT), organic field-effect transistor (OFET), low voltage transistor operation, high gate capacitance, ultra-thin dielectric, high-k dielectric, high-k/low-k hybrid dielectric, self-assembled monolayer (SAM), anodization

1. Introduction
In this chapter, the most important approaches toward reducing the operating voltage of organic field-effect transistors (OFETs) are described. First, the operation principle of OFETs is covered. This includes the description of the most common organic FET structures and the discussion of the device physics, which has mostly been derived from the theory of the metal-oxide-semiconductor field-effect transistor (MOSFET). Next, the key parameters of organic field-effect transistors that determine the operational voltage of these devices are discussed. Then, compatible electronic materials and device fabrication methods for low voltage operated OFETs are introduced. Finally, the chapter ends by presenting the state-of-the-art low voltage organic transistors and describing the latest key developments relating to manufacturing of such devices.

This chapter is organized in the following order: first, a brief overview of thin-film transistor (TFT) history, applications, device architectures, as well as the basics of TFT operation and differences among TFTs, OFETs, and MOSFETs are presented in Section 2; then, different methods of decreasing the operating voltage of TFTs and OFETs are considered, and various electronic materials and fabrication techniques, which are used to realize low voltage transistor operation, are discussed in Section 3. Lastly, the key findings of this chapter are summarized in conclusions.
Chapter 5

High Capacitance Dielectrics for Low Voltage Operated OFETs

Navid Mohammadian and Leszek A. Majewski

Abstract

Low-voltage, organic field-effect transistors (OFETs) have a high potential to be key components of low-cost, flexible, and large-area electronics. However, to be able to employ OFETs in the next generation of the electronic devices, the reduction of their operational voltage is urgently needed. Ideally, to be power efficient, OFETs are operated with gate voltages as low as possible. To fulfill this requirement, low values of transistor threshold voltage ($V_t$) and subthreshold swing ($SS$) are essential. Ideally, $V_t$ should be around 0 V and $SS$ close to 60 mV/dec, which is the theoretical limit of subthreshold swing at 300 K. This is a very challenging task as it requires the gate dielectric thickness to be reduced below 10 nm. Here, the most promising strategies toward high capacitance dielectrics for low voltage operated OFETs are covered and discussed.

Keywords: thin-film transistor (TFT), organic field-effect transistor (OFET), low voltage transistor operation, high gate capacitance, ultra-thin dielectric, high-k dielectric, high-k/low-k hybrid dielectric, self-assembled monolayer (SAM), anodization

1. Introduction

In this chapter, the most important approaches toward reducing the operating voltage of organic field-effect transistors (OFETs) are described. First, the operation principle of OFETs is covered. This includes the description of the most common organic FET structures and the discussion of the device physics, which has mostly been derived from the theory of the metal-oxide-semiconductor field-effect transistor (MOSFET). Next, the key parameters of organic field-effect transistors that determine the operational voltage of these devices are discussed. Then, compatible electronic materials and device fabrication methods for low voltage operated OFETs are introduced. Finally, the chapter ends by presenting the state-of-the-art low voltage organic transistors and describing the latest key developments relating to manufacturing of such devices.

This chapter is organized in the following order: first, a brief overview of thin-film transistor (TFT) history, applications, device architectures, as well as the basics of TFT operation and differences among TFTs, OFETs, and MOSFETs are presented in Section 2; then, different methods of decreasing the operating voltage of TFTs and OFETs are considered, and various electronic materials and fabrication techniques, which are used to realize low voltage transistor operation, are discussed in Section 3. Lastly, the key findings of this chapter are summarized in conclusions.
2. Thin-film transistors (TFTs)

Thin-film transistors (TFTs) were first introduced by Weimer in 1962 and are a class of field-effect transistors (FETs), which rely on the application of an electric field to the gate electrode to modulate the density of charge carriers in the channel, which is formed at the dielectric/semiconductor interface. A typical FET is made by stacking thin films of a semiconductor layer, a dielectric layer, and metal contacts. Therefore, it behaves in a similar way to the metal-oxide-semiconductor field-effect transistor (MOSFET). Even though TFTs and MOSFETs have been developed simultaneously, MOSFETs have dominated the majority of microelectronic research interests and industrial production due to their much better performance. However, the high MOSFET performance usually comes with high cost and high temperature processing, which is not compatible with the growing demand for low cost, low temperature processing of flexible, stretchable, and large-area electronics. Other dissimilarities between TFTs and MOSFETs, as shown in Figure 1, include structural and material differences. Usually, TFTs are made on insulating substrates [e.g. glass or flexible films such as polyethylene terephthalate (PEN) or poly(ethylene terephthalate) (PET)], while MOSFETs are fabricated on semiconducting silicon wafers that simultaneously act as substrates and device active layers. Importantly, both types of transistors operate in a fundamentally different way: MOSFETs operate in the inversion mode, and TFTs operate in the accumulation (enhancement) mode [1, 2].

The demand for low cost, large-area applications in flat panel displays (FPDs) fuelled research on finding a viable substitution for crystalline and polycrystalline silicon. In 1979, significantly cheaper amorphous hydrogenated silicon (a-Si:H) was developed, and subsequently, it was introduced to thin-film transistors as the active layer that resulted in an increased interest in TFTs [3]. Since then, the use of a-Si:H TFTs has gradually grown, and eventually, they have started to dominate the whole liquid crystal display (LCD) industry. Nowadays, a-Si:H TFTs are the backbone of both active matrix liquid crystal displays (AMLCDs) and active matrix organic light-emitting diode (AMOLED) display technologies.

In 1987, Koezuka et al. reported a special type of TFTs that used organic semiconductors as the active layer, so-called organic field-effect transistors (OFETs). The demonstrated devices used electrochemically polymerized polythiophene, which belongs to the family of conducting (i.e. conjugated) polymers (CPs) as the active layer [4]. Accordingly, it has been shown that the thin-film transistor design is the structure of choice for low conductivity materials such as organic semiconductors. As a result, the TFT design was utilized to realize a wide range of field-effect transistors using organic semiconductors (OSCs) [5]. Since then, the performance of organic semiconductors has continuously improved, and
nowadays, OFETs can compete with or even surpass a-Si:H TFTs in a broad range of electronic applications [6].

Although Si is the most common material used in electronics due to its advantages such as abundance, low cost manufacturing, ease of doping, and high charge carrier mobility, novel applications in electronics such as flexible, stretchable, and large-area circuits and displays have directed the attention of scientists to alternative materials. Frequently, electronic devices such as discrete sensors, simple displays, as well as basic RFID tags and smart cards are realized in various shapes and sizes, and thus, unconventional electronic materials and device processing techniques have had to be researched to appropriately respond to these upward demands. From the most recent trends in material research, it appears that organic and metal oxide semiconductors are the two most promising alternatives to silicon for low cost electronic applications.

In addition, it is believed that many next generation electronic devices will be portable and thus will require considerably reduced power consumption. As a result, the rapid development of low voltage TFTs and OFETs is highly desirable. However, before such low power devices can be realized, a significant reduction in transistor operational voltage is required. Unfortunately, it is still extremely challenging for both organic and metal oxide semiconductor transistors to achieve high performance and low operating voltages at the same time [7–9]. In this chapter, the most promising approaches toward high capacitance dielectrics for high performance, low voltage TFTs, and OFETs are discussed and evaluated.

2.1 OFET architectures

Organic field-effect transistors can be fabricated on a variety of rigid and flexible substrates, namely, silicon/silicon oxide wafers, glass, PEN, PET, and other types of flexible films. Depending on the position of the gate electrode and where each layer is deposited, OFETs are categorized into four different structures, namely, coplanar bottom-gate, staggered bottom-gate, coplanar top-gate, and staggered top-gate, as shown in Figure 2. Staggered (also called bottom-contact) or coplanar (also called top-contact) configurations refer to whether the drain/source and gate electrodes are on the opposite or on the same side regarding the semiconductor layer. Although all of the abovementioned structures are used in the fabrication of OFETs, each of them shows a better performance in a particular application, and/or due to the fabrication limitations, one is more desirable than the other [3, 10]. For example, the coplanar top-gate structure is routinely used in flat display applications [11, 12].

Figure 2.
The most common structures of OFETs.
panel displays. In this structure, the drain/source electrodes are self-aligned with the channel region, which result in the minimization of the parasitic capacitance that reduces image flicker and sticking [10]. Also, top-gate structures usually have higher mobility than their bottom-gate counterparts [11]. The coplanar bottom-gate structure is usually used in electronic nose applications (i.e. e-sensing) due to a larger sensing area [12]. As the device structure directly affects the device performance in terms of contact resistance, parasitic capacitance, charge carrier mobility, sensing capability, and so on, it is crucial to meticulously determine the device architecture regarding the intended use of the device.

2.2 Fundamentals of OFET operation

In an n-channel OFET operating in the accumulation (enhancement) mode, when a positive voltage bias is applied to the gate terminal, electrons start to accumulate at the dielectric/semiconductor interface, which forms a current path (channel) between the source and the drain contacts. Once the source-drain voltage bias is applied, the current starts to flow from the source to the drain electrode. As illustrated in Figure 3, depending on the condition of the channel, there are three different operation modes of OFETs, namely, cut-off region, as well as linear and saturation regimes. If the applied gate voltage ($V_{GS}$) is below a certain value, i.e., smaller than the threshold voltage ($V_t$), then it is not possible to accumulate enough charges (i.e. electrons) to open the channel. Therefore, no current can flow in the channel, which is called a cut-off region. On the other hand, if $V_{GS} > V_t$, one can have two scenarios: first, when the drain-source voltage ($V_{DS}$) is equal or larger than $V_{GS} - V_t$, the amount of the source-drain current ($I_{DS}$) flowing in the channel is constant and the OFET works in the saturation regime; second, if $V_{DS}$ is lower than $V_{GS} - V_t$, $I_{DS}$ follows the Ohm’s law and the resistance of the channel ($R_C$) is proportional to $V_{DS}$ and inversely proportional to $I_{DS}$. This region is called the linear regime, and $I_{DS}$ is described by:

$$I_{DS} = C_G \mu_{\text{lin}} \frac{W}{L} [(V_{GS} - V_t)V_{DS}],$$

where $C_G$ is the gate capacitance per unit area, $\mu_{\text{lin}}$ is the charge carrier mobility in the linear regime, $W$ is the channel width, and $L$ is the channel length of the device. In the saturation regime, $V_{DS}$ is equal or larger than $V_{GS} - V_t$, and $I_{DS}$ is independent of $V_{DS}$. Therefore, the equation is simplified to:
High Capacitance Dielectrics for Low Voltage Operated OFETs

\[ I_{DS} = \frac{W}{2L} C_G \mu_{sat} (V_{GS} - V_t)^2, \]  

(2)

where \( \mu_{sat} \) is the charge carrier mobility in the saturation regime.

Typical output and transfer characteristics of an OFET operating at 1 V are illustrated in Figure 3a, b, respectively. In general, the most essential OFET parameters are as follows (cf. Figure 3a, b):

- Turn-on voltage \( (V_{ON}) \) is the value of \( V_{GS} \) at which \( I_{DS} \) starts to increase.
- Threshold voltage \( (V_t) \) is the minimum \( V_{GS} \) at which the number of the accumulated charge carriers at the dielectric/semiconductor interface is sufficient to create a conduction path (channel) between the source and the drain electrodes. The lower \( V_t \), the lower the operational voltage of an OFET.
- Subthreshold swing \( (SS) \) is the parameter, which describes the necessary \( V_{GS} \) to increase \( I_{DS} \) by one order of magnitude (decade) in the subthreshold region, i.e., \( V_{ON} < V_{GS} < V_t \). As small value of \( SS \) as possible is highly desirable because it leads to lower device power consumption and higher device switching speed. It is usually determined by the following expression:

\[ SS = \ln 10 \frac{k_B T}{q} \left(1 + \frac{C_{ch}}{C_i}\right), \]

(3)

where \( k_B \) is the Boltzmann constant, \( T \) is the temperature in Kelvin, \( q \) is the electron charge, \( C_i \) is the gate dielectric capacitance, and \( C_{ch} \) is the effective channel capacitance.

- On-off current ratio defines a ratio of the measured maximum to minimum source-drain current. High “on” and low “off” currents in an OFET are highly desirable.
- The field-effect mobility of charge carriers in the linear \( (\mu_{lin}) \) and saturation regimes \( (\mu_{sat}) \) is usually determined by calculating the transconductance (i.e., \( g_m = \frac{dI_{DS}}{dV_{GS}} \)) in both regions, respectively. In the linear regime,

\[ \mu_{lin} = \frac{g_m}{C_i \frac{W}{L} V_{DS}}, \]

(4)

and in the saturation regime,

\[ \mu_{sat} = \frac{d (dV_{GS})}{d (dI_{DS})} \]

\[ = \frac{1}{2} \frac{C_i W}{C_i \frac{W}{L}} \]

(5)

- The total interfacial trap density \( N_{it} \) of an OFET can be calculated by Eq. (6) [9]:

\[ N_{it} = \left(\frac{SS \log(e)}{kT/q} - 1\right) \frac{C_i}{q^2} \]

(6)

where \( C_i \) is the gate capacitance density, \( q \) is the electron charge, \( k \) is the Boltzmann constant, \( T \) is the temperature in Kelvin, and \( SS \) is the subthreshold swing.
3. Low voltage OFETs

As mentioned in the previous section, \( I_{DS} \) is described in the linear and saturation regimes by Eqs. (2) and (3), respectively. In the ideal case, the source-drain current should be maximum, while the gate bias voltage is as low as possible. However, this only can be achieved when both the threshold voltage \( (V_t) \) and the subthreshold swing (SS) are sufficiently low enabling an OFET to be operated at a low voltage and maximum performance [13]. Referring back to Eq. (2), the only parameters that can be changed to compensate the reduction in \( I_{DS} \) are the gate dielectric capacitance \( (C_G) \) and the channel width \( (W) \) and length \( (L) \). However, \( W \) and \( L \) depend on the device geometry. Therefore, in order to accumulate the same number of charges within the channel of an OFET and maintain high \( I_{DS} \), it is essential to increase the gate dielectric capacitance \( (C_G) \). One may argue that increasing the gate capacitance may deteriorate the transistor’s switching speed. Indeed, the maximum switching speed of an OFET is usually defined by its cut-off frequency \( f_c \) as shown in Eq. (7) [14]:

\[
f_c = \frac{g_m}{2\pi C_G} = \frac{\mu (V_G - V_t)}{2\pi L^2},
\]

where \( \mu_{sat} \) is the charge carrier mobility in the saturation regime, \( L \) is the channel length, \( V_G \) is the gate voltage, \( V_t \) is the threshold voltage, and \( f_c \) is quantified by the \( g_m/C_G \) ratio.

As can be seen, increasing the gate capacitance directly decreases the cut-off frequency. However, low operation voltage OFETs are designed for completely different purposes and are typically not used in high switching speed applications because they are not meant to be a substitution for silicon-based transistors. For example, in OFET-based sensors, which generally sense analog quantities such as analyte concentration or pressure, the high operating frequency is not needed as analog quantities do not change rapidly [15]. Therefore, delivering the highest possible source-drain current at the lowest possible gate voltage is more critical than the high operation frequency. However, like in the design of any other electronic systems, some applications require high switching speed. It has been shown that thinning of the channel layer thickness [16] and engineering of the semiconductor/dielectric interface in transistors may result in reduced trap density \( (N_d) \) within the channel [17], and in consequence, OFETs with improved \( f_c \). However, depending on the intended applications a trade-off situation should always be considered. To better understand the operation physics of organic FETs, the next part of this chapter discusses the background of dielectrics and the theory of parallel plate capacitors, as well as the influence of the gate insulator properties on the performance of OFETs.

3.1 Dielectrics: background

By definition, an insulator is a material, which has an extremely high resistivity to electric current. In other words, a lack of charge transport in insulator materials leads to insulating behavior. In general, insulators can be polar or nonpolar. The main difference between polar and nonpolar dielectrics is that the atoms or molecules of polar dielectrics have an asymmetric shape, whereas the atoms or molecules of nonpolar dielectrics have a symmetric shape. Polar atoms or molecules have a permanent dipole moment, and thus, they behave like tiny electric dipoles. In the absence of an external electric field, the tiny dipoles are randomly arranged, and the
net electric dipole moment of polar dielectrics is zero. Applying an external electric field forces the atoms or molecules within the polar dielectric medium to change their orientation and alignment to the electric field. The alignment of dipoles can be increased by increasing the external electric field and decreasing the temperature. On the contrary, nonpolar atoms and molecules do not have permanent dipole moment. When nonpolar atoms or molecules are subjected to an external electric field, the positive and negative charges are displaced in the opposite direction. This displacement continues until the external force is balanced by the restoring force due to the internal electric field. The internal electric field created due to the polarization of the dielectric is always opposite to the direction of the external electric field. Hence, the net electric field is reduced because of the polarization of the dielectric medium. However, when the external electric field is removed, the dipole moments of each nonpolar atom and molecule of the dielectric medium become zero.

In the case of a parallel plate capacitor, which consists of two parallel plates separated by a distance \( d \), the electric field \( E \) is described by \( E = V/d \), where \( V \) is a bias voltage applied to the capacitor. In vacuum, the charge \( Q \) on the plates is linearly proportional to the applied electric field and determined by Eq. (8):

\[
Q = \varepsilon_0 E = \frac{\varepsilon_0 V}{d}
\]

The ability of the capacitor to store charges is measured by its capacitance \( C \) and is defined by:

\[
C = \frac{Q}{V} = \frac{\varepsilon_0}{d}
\]

where \( \varepsilon_0 \) is the vacuum permittivity \( (8.86 \times 10^{-12} \text{ C}^2\text{N}^{-1}\text{m}^{-2}) \), \( d \) is the distance between the plates, \( Q \) is the accumulated charge, and \( V \) is the potential difference between the plates. The polarization of a dielectric in a capacitor increases the capacitance by a factor equal to the relative permittivity \( \varepsilon_r \) of the material (also referred to as the dielectric constant \( k \)). Accordingly,

\[
C = \varepsilon_0 \varepsilon_r \frac{A}{d}
\]

where \( \varepsilon_0 \) is the vacuum permittivity \( (8.86 \times 10^{-12} \text{ C}^2\text{N}^{-1}\text{m}^{-2}) \), \( \varepsilon_r \) is the dielectric permittivity, \( A \) is the plate overlap area, and \( d \) is the distance between the two plates.

As shown in Eq. (10), the capacitance varies directly with \( \varepsilon_r \) (\( k \)) and inversely with \( d \). Consequently, in order to increase the capacitance of a parallel plate capacitor, two approaches are usually considered: the increase of \( C \) can be accomplished, first, by decreasing the dielectric thickness \( d \) and, second, by increasing the dielectric constant \( k \). However, conventional dielectric materials such as silicon dioxide or silicon nitride, which have been used abundantly in diverse applications throughout electronic devices, have reached their fundamental material limits, and decreasing their thickness below 2 nm is extremely challenging because it results in significantly increased leakage currents, which strongly affects the transistor operation reliability and its performance [18]. As a result, increasing \( C \) by employing high dielectric constant (high-k) materials using existing or novel high-k materials appears to be much more viable option. However, the development of new
Dielectric materials that possess high \( k \) and simultaneously show low leakage currents and high dielectric breakdown strength is not easy. Despite the obvious advantages of these materials in capacitor and OFET applications, they also possess serious drawbacks such as highly polar surfaces, which result in high charge trap densities particularly at the semiconductor/dielectric interface and polarization effects in the bulk, which lead to instability of the transistor threshold voltage and appearance of the source-drain current hysteresis [19]. In this light, many attempts to develop new high-k materials that can be inexpensively processed using novel, low cost deposition techniques have recently been carried out. Lately, a wide range of novel high dielectric constant materials ranging from high-k organic/inorganic nanocomposites, through multilayer high-k/low-k dielectric stacks to ultra-thin anodized oxides has been reported as promising alternatives to the conventional high-k insulators [20, 21]. In general, the dielectric materials used in OFETs are usually divided into four main categories, namely, inorganic [22, 23], organic [24, 25], electrolyte [26, 27], and hybrid dielectrics [28, 29].

### 3.2 Dielectrics in electronic devices

Dielectrics in electronic devices are usually utilized as insulators between conduction layers. A very important physical property of each dielectric is its energy gap \( (E_g) \). A large \( E_g \) is favorable because it requires electrons to acquire tremendous energy for excitation and transfer from the valence band to the conduction band. Usually, high-k dielectric materials have smaller \( E_g \) than SiO\(_2\). In regard to the gate leakage current, small energy gaps may display a higher probability of direct tunneling across the dielectric by Schottky emission and/or Poole-Frenkel effect [30]. The relation between the energy gap and the dielectric constant of the most common inorganic high-k materials is illustrated in Figure 4. Table 1 summarizes their most important electrical and structural properties. The major applications of high-k dielectrics are in capacitors [31], transistors [32], and memory devices such as dynamic random-access memory (DRAM) [33] and resistive memories (memristors) [34].

![Figure 4](image)

*Dielectric constant \((k)\) vs. energy gap \((E_g)\) for the most common inorganic dielectric materials [35].*
such as dynamic random-access memory (DRAM) and resistive memories of high-k dielectrics are in capacitors, transistors, and memory devices. Their most important electrical and structural properties are illustrated in Figure 4. The relation between the energy gap and the dielectric constant of the most common inorganic high-k materials is shown in Table 1.

3.3 Dielectrics in electronic devices

3.3.1 Organic dielectrics

Organic dielectrics applied in OFETs are typically thicker than 200 nm because they are routinely deposited from solution by spin-coating, drop casting, or ink-jet printing, which result in low dielectric capacitance and subsequently in high operating voltage OFETs ($V_{GS}$ > ±20 V) [36, 37]. Therefore, different methods have been used to overcome this problem including decreasing the gate dielectric thickness by depositing ultra-thin insulator films ($d < 10$ nm) [38, 39], utilizing high-k organic insulator materials [40], or doing both at the same time [41]. In case of using high-k materials [36], several groups have successfully employed high dielectric constant organic insulators and significantly lowered the operation voltage of OFETs. Table 2 shows few examples of recently reported low voltage OFETs using organic dielectrics.

Among them, Li et al. used a high-k relaxor ferroelectric polymer as the gate dielectric ($k \approx 60$) and reduced the transistor operating voltage to 3 V [42]. Although $V_G$ was reduced to 3 V, it has been found that highly polar dielectric materials possess high surface energy, which leads to increased trapping and, as a consequence, significantly lower field-effect mobility. Also, it turned out that the fluorinated surfaces of such materials are often incompatible with solution-processed

<table>
<thead>
<tr>
<th>Material</th>
<th>Dielectric constant ($k$)</th>
<th>Energy gap (eV)</th>
<th>Crystal structure</th>
</tr>
</thead>
<tbody>
<tr>
<td>SiO$_2$</td>
<td>3.9</td>
<td>9</td>
<td>Amorphous</td>
</tr>
<tr>
<td>Al$_2$O$_3$</td>
<td>9</td>
<td>8.8</td>
<td>Amorphous</td>
</tr>
<tr>
<td>Ta$_2$O$_5$</td>
<td>26</td>
<td>4.4</td>
<td>Amorphous</td>
</tr>
<tr>
<td>HfO$_2$</td>
<td>25</td>
<td>5.8</td>
<td>Monoclinic, tetragonal, cubic</td>
</tr>
<tr>
<td>ZrO$_2$</td>
<td>25</td>
<td>5.8</td>
<td>Monoclinic, tetragonal, cubic</td>
</tr>
<tr>
<td>Nb$_2$O$_5$</td>
<td>40</td>
<td>3.4</td>
<td>Amorphous</td>
</tr>
<tr>
<td>TiO$_2$</td>
<td>80</td>
<td>3.5</td>
<td>Tetragonal (rutile, anatase, brookite)</td>
</tr>
<tr>
<td>WO$_3$</td>
<td>42</td>
<td>2.6</td>
<td>Monoclinic, tetragonal, rhombic</td>
</tr>
<tr>
<td>La$_2$O$_3$</td>
<td>27</td>
<td>5.8</td>
<td>Hexagonal</td>
</tr>
<tr>
<td>HfSiO$_4$</td>
<td>11</td>
<td>6.5</td>
<td>Tetragonal</td>
</tr>
<tr>
<td>Si$_3$N$_4$</td>
<td>5–7.5</td>
<td>5.3</td>
<td>Hexagonal, tetragonal</td>
</tr>
<tr>
<td>Y$_2$O$_3$</td>
<td>15</td>
<td>6</td>
<td>Cubic</td>
</tr>
</tbody>
</table>

Table 1. The most important electrical, physical, and structural properties of some high-k inorganic materials [35].

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Dielectric</th>
<th>Method</th>
<th>$V_G$ (V)</th>
<th>$C_i$ (nF/cm$^2$)</th>
<th>Semiconductor</th>
<th>$\mu$ (cm$^2$/Vs)</th>
<th>$I_{ON}/I_{OFF}$</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>[39]</td>
<td>PVP</td>
<td>Spin coating</td>
<td>$-3$</td>
<td>250</td>
<td>Pentacene</td>
<td>0.5</td>
<td>$\approx 10^3$</td>
<td>2006</td>
</tr>
<tr>
<td>[17]</td>
<td>Cross-linked PVA</td>
<td>Spin coating</td>
<td>$-2$</td>
<td>12.2</td>
<td>TIPS-pentacene</td>
<td>1</td>
<td>$\approx 10^4$</td>
<td>2012</td>
</tr>
<tr>
<td>[42]</td>
<td>P(VDF-TrFE-CFE)</td>
<td>Spin coating</td>
<td>$-3$</td>
<td>330</td>
<td>pBTTTT-C16</td>
<td>0.4 ± 0.2</td>
<td>$\approx 10^4$</td>
<td>2012</td>
</tr>
<tr>
<td>[43]</td>
<td>PVA</td>
<td>Spin coating</td>
<td>$-3$</td>
<td>27</td>
<td>rr-P3HT</td>
<td>0.1</td>
<td>$\approx 10^3$</td>
<td>2012</td>
</tr>
</tbody>
</table>

Table 2. Examples of low voltage OFETs using organic dielectrics.
organic semiconductors (OSCs) [43]. Machado and Hümmelgen have shown that using high-k cross-linked poly(vinyl alcohol) (crPVA, \( k \sim 6.2 \)) as the gate dielectric might result in well-performing poly(3-hexylthiophene) (P3HT) OFETs [43]. However, their devices operated with \( V_{GS} > 5 \) V, and they suffered from relatively high leakage currents \( (I_{Leak} > 20 \text{ nA at } V_{GS} = 5 \text{ V}) [44] \). Apart from using high-k insulator materials, a lot of efforts have been devoted to develop ultra-thin dielectric films \( (d < 10 \text{ nm}) \), which can be processed from solution. Both cross-linked polymers of minimum thickness \(<50 \text{ nm}) [44] \) and self-assembled monolayers (SAMs) (e.g. octadecylphosphonic acid, ODPA) have been explored as the potential gate dielectric candidates for OFETs [45, 46]. However, cross-linked polymers and SAMs have usually been used in the bottom-gate OFETs, as they are difficult to be deposited on top of organic semiconductors (cf. Figure 2). Also, the possibility of contamination of the active layer by cross-linking agents, which may contribute to increased leakage currents and electrical instability of the transistors, limits the use of ultra-thin cross-linked polymer insulators to bottom-gate OFETs. In addition, it turns out that ultra-thin dielectrics are not fully compatible with low cost, high throughput printing techniques, and it is very challenging to process them reliably over large-area flexible substrates [47].

A promising way forward to address this problem and realize low voltage OFETs with low capacitance dielectics is to use a material blend consisting of a small molecule organic semiconductor and an insulating polymer as the active layer. Using this approach, Feng et al. reported low voltage \( (V_{GS} < 2 \text{ V}) \), solution-processed organic FETs with gate capacitance as small as 12.2 nF/cm\(^2\) (cf. Table 2). This was achieved by employing a bottom-gate bottom-contact OFET architecture and using 6,13-bis(trisopropylsilylethynyl)-pentacene blended with polystyrene and UV cross-linked polyvinyl alcohol (PVA) as the active and the gate dielectric layers, respectively. It has been claimed that the low subthreshold swing value \( (SS \sim 100 \text{ mV/dec}) \) was achieved due to a significant decrease in the effective channel capacitance described by Eq. (3) and very smooth PVA surface with a root-mean-square (RMS) roughness 0.3 nm, which contributed to the exceptionally low interface trap density.

In summary, to realize low voltage operated OFETs, low values of threshold voltage and subthreshold swing are required. Alternatively, one can achieve low voltage operated OFETs reducing the number of traps optimizing the dielectric/semiconductor interface. However, both approaches are not trivial, and more materials and device research are needed to find the optimal solutions for the intended applications.

### 3.3.2 Inorganic dielectrics

Today silicon is the most used material in the electronic industry. Si can be reacted with oxygen to form excellent dielectrics [1]. However, SiO\(_2\) has relatively low dielectric constant \( (k = 3.9) \), and therefore, it is rather problematic to realize low voltage \( (1 \leq V_G \leq 3) \) and ultra-low voltage \( (V_G \leq 1) \) OFETs. Decreasing the thickness of SiO\(_2\) to achieve the required capacitances is extremely difficult because of the charge tunneling effect that significantly increases the gate leakage current when SiO\(_2\) is thinner than 2 nm. In this case, several alternative metal oxide dielectrics (e.g. Al\(_2\)O\(_3\), HfO\(_2\), Ta\(_2\)O\(_5\), ZrO\(_2\), TiO\(_2\), Y\(_2\)O\(_3\), CeO\(_2\), etc.) have been investigated to be used as a gate insulator in OFETs [48]. Herein, we focus on the two most promising metal oxide dielectrics for OFETs, namely, Al\(_2\)O\(_3\) and Ta\(_2\)O\(_5\).

#### 3.3.2.1 Aluminum oxide (Al\(_2\)O\(_3\))

Aluminum oxide is an inert, water insoluble metal oxide, which due to large energy gap \( (E_g \sim 8.8 \text{ eV}) \), high dielectric constant \( (k \sim 9) \), and the low cost is
abundantly used in the electronic industry as an insulator [13]. The competent insulating behavior makes Al₂O₃ particularly suitable for low voltage OFETs. Thanks to its amorphous crystal structure, it can be deposited using a wide range of deposition techniques including r.f. magnetron sputtering, plasma-assisted oxidation, sol-gel, anodization, and so on. Also, the availability of aluminum in the form of plastic aluminized foils makes it a potential material of choice for the next generation of smart electronic goods. Al₂O₃ can be very thin (d ≤ 3 nm) and still maintain excellent insulating properties. As such, it has received a lot of attention from different research groups working on low voltage inorganic TFTs and OFETs in recent years. For example, in 2011, Avis et al. proposed a 70-nm thick sol-gel ALOₓ as the gate dielectric for 5 V zinc-tin-oxide (ZTO) thin-film transistors [49]. In the same year, Lan et al. proposed a 140 nm anodic Al₂O₃ for using in indium oxide (In₂O₃) and indium-gallium-zinc-oxide (IGZO) TFTs [50]. Although the reported transistors operated at 6 V, their application may be somewhat limited due to the high temperature processing (T ~ 300°C). Even though the above-mentioned TFTs are incompatible with most of flexible plastic substrates, they can still be used in printed electronics but on high temperature plastic films or rigid substrates (e.g. glass). In parallel research, Chen et al. proposed high performance, low voltage ZnO TFTs employing 100 nm Al₂O₃ deposited by DC magnetron sputtering as the gate dielectric [51]. The minimum operating voltage of the proposed devices was 4 V, but due to the thick Al₂O₃, the transistors could not be operated with lower Vgs. In 2017, Cai et al. reported 1 V IGZO TFTs that employed a 3 nm thick solution processed anodic Al₂O₃ [52]. The demonstrated devices operated at 1 V, had on/off current ratios larger than 10⁵, displayed field-effect mobilities of around 5.4 cm²/Vs, and possessed subthreshold swing of 68 mV/dec, which is close to the theoretical limit of SS at 300 K. In 2018, Ma et al. proposed low voltage IGZO TFTs using a 5 nm Al₂O₃ dielectric that resulted in transistors operating at 0.6 V [53].

In addition, there were few attempts to use pristine aluminum oxide as the gate insulator in OFETs. For example, Shang et al. proposed low threshold voltage pentacene OFETs and circuits [54]. The demonstrated devices possessed field-effect mobility 0.16 cm²/Vs, ION/Ioff current ratio about 10⁵, threshold voltage 0.3 V, and subthreshold swing 0.6 V/decade. The low voltage device was achieved by growing the oxide layer using atomic layer deposition (ALD) technique. ALD provides high quality, pinhole free oxide layers and is typically used for high performance TFTs and FETs. However, this material deposition method requires very expensive equipment, and the materials have to be synthesized in high vacuum, which may not meet the demands of low cost, room temperature, large-area manufacturing of electronics. Sun et al. reported 3 V pentacene OFETs using 50 nm thick solution deposited Al₂O₃ [55]. The demonstrated devices possessed field-effect mobility near 3 cm²/Vs, ION/Ioff current ratio about 10⁶, threshold voltage −0.9 V, and subthreshold swing 107 mV/decade. However, it appears that the best performing OFETs have been obtained with SAM-modified Al₂O₃ where self-assembled monolayers are used as a buffer between the organic semiconductor and the aluminum oxide [56, 57].

3.3.2.2 Tantalum pentoxide (Ta₂O₅)

Tantalum pentoxide (Ta₂O₅) is a highly promising dielectric material because it has high transparency, high melting point (1785°C), high dielectric constant and shows good thermal and chemical stabilities. As such, it has been used in a wide range of electronic applications such as in dynamic random-access memory (DRAM), metal-insulator-metal (MIM) capacitors, memory resistors (memristors), and recently in organic and inorganic TFTs [58]. The dielectric constant of Ta₂O₅

DOI: http://dx.doi.org/10.5772/intechopen.91772
depends on its thickness and deposition technique and varies from ~35 in the bulk to ~25 in a thin film [59]. This is at least two to six times larger than the dielectric constant of Al$_2$O$_3$ ($k = 9$) and SiO$_2$ ($k = 3.9$), respectively. As a result, Ta$_2$O$_5$ appears to be a good candidate as the gate dielectric in OFETs. Ta$_2$O$_5$ can be grown using different methods, namely, thermal oxidation, plasma-assisted oxidation, r.f. sputtering, atomic layer deposition, and anodization [60]. However, its dielectric properties can significantly differ depending on which of the growth methods is used. Recently, Chiu et al. have used a 200 nm e-beam deposited Ta$_2$O$_5$ for amorphous indium-gallium-zinc oxide (a-IGZO) TFTs, which operated at 3 V [61]. Lately, Bartic et al. have proposed 3 V bottom-gate bottom-contact and top-gate bottom-contact P3HT OFETs employing a 100 nm film of Ta$_2$O$_5$ deposited by e-beam evaporation as the gate dielectric [62]. Although both inorganic and organic transistors have yielded high performance, e-beam evaporation is a relatively expensive deposition technique, and it is not compatible with the idea of low cost, large-area electronics. In addition, thick Ta$_2$O$_5$ films employed in the aforementioned TFTs made it impossible to operate the transistors at or below 1 V, which hinders their use in special applications such as portable, ultra-low power electronics, or aqueous sensors. Table 3 summarizes all device parameters of the above-discussed TFTs and OFETs.

### 3.3.3 Organic-inorganic bilayer dielectrics

#### 3.3.3.1 Self-assembled monolayers (SAMs)

Self-assembled monolayers (SAMs) are ordered, two-dimensional organic molecular assemblies formed spontaneously by chemical absorption of an amphiphilic surfactant on a variety of substrates. In particular, silane SAMs are long-chain hydrocarbon molecules, which form an ordered supramolecular structure on solid surfaces after absorption. As such, they have been vastly used for surface modification and capping. One highly promising way to suppress the insulator surface charge traps in OFETs is to treat the transistor dielectric surface with hydrophobic SAMs, such as hexamethyldisilane (HMDS) [63], octyltrichlorosilane (OTS),

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Dielectric</th>
<th>Method</th>
<th>$d$ (nm)</th>
<th>$V_G$ (V)</th>
<th>$C_i$ (nF/cm$^2$)</th>
<th>Semiconductor</th>
<th>$\mu$ (cm$^2$/Vs)</th>
<th>$I_{ON}$/ $I_{OFF}$</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>[49]</td>
<td>Al$_2$O$_3$</td>
<td>Sol-gel</td>
<td>70</td>
<td>3</td>
<td>80</td>
<td>ZTO</td>
<td>33</td>
<td>$\sim 10^8$</td>
<td>2011</td>
</tr>
<tr>
<td>[50]</td>
<td>Al$_2$O$_3$</td>
<td>Anodization</td>
<td>140</td>
<td>4</td>
<td>54</td>
<td>IGZO</td>
<td>21.6</td>
<td>$\sim 10^8$</td>
<td>2017</td>
</tr>
<tr>
<td>[51]</td>
<td>Al$_2$O$_3$</td>
<td>D.C. sputtering</td>
<td>100</td>
<td>4</td>
<td>117</td>
<td>ZnO</td>
<td>27</td>
<td>$\sim 10^6$</td>
<td>2012</td>
</tr>
<tr>
<td>[52]</td>
<td>Al$_2$O$_3$</td>
<td>Anodization</td>
<td>3</td>
<td>1</td>
<td>1000</td>
<td>IGZO</td>
<td>5.4</td>
<td>$\sim 10^5$</td>
<td>2017</td>
</tr>
<tr>
<td>[53]</td>
<td>Al$_2$O$_3$</td>
<td>ALD</td>
<td>5</td>
<td>0.6</td>
<td>720</td>
<td>IGZO</td>
<td>3.8</td>
<td>$\sim 10^6$</td>
<td>2018</td>
</tr>
<tr>
<td>[54]</td>
<td>Al$_2$O$_3$</td>
<td>ALD</td>
<td>30</td>
<td>-3</td>
<td>165</td>
<td>Pentacene</td>
<td>0.16</td>
<td>$\sim 10^5$</td>
<td>2011</td>
</tr>
<tr>
<td>[55]</td>
<td>Al$_2$O$_3$</td>
<td>Spin coating</td>
<td>50</td>
<td>-3</td>
<td>125</td>
<td>Pentacene</td>
<td>2.7</td>
<td>$\sim 10^6$</td>
<td>2016</td>
</tr>
<tr>
<td>[60]</td>
<td>Ta$_2$O$_5$</td>
<td>R.f. sputtering</td>
<td>130</td>
<td>-3</td>
<td>163</td>
<td>Pentacene</td>
<td>0.8</td>
<td>66</td>
<td>2004</td>
</tr>
<tr>
<td>[61]</td>
<td>Ta$_2$O$_5$</td>
<td>e-beam</td>
<td>200</td>
<td>3</td>
<td>89</td>
<td>a-IGZO</td>
<td>61.5</td>
<td>$\sim 10^5$</td>
<td>2010</td>
</tr>
<tr>
<td>[62]</td>
<td>Ta$_2$O$_5$</td>
<td>e-beam</td>
<td>100</td>
<td>-2</td>
<td>185</td>
<td>P3HT</td>
<td>0.02</td>
<td>$\sim 10^5$</td>
<td>2002</td>
</tr>
</tbody>
</table>

Table 3. Examples of low voltage TFTs and OFETs using inorganic dielectrics.
or \(n\)-octadecyltrichlorosilane (ODTS). As reported in [64, 65], carrier mobility is significantly improved with increasing the SAM alkyl chain length, i.e., HMDS \(<\) OTS \(<\) ODTS, in comparison with the untreated surface [66]. Also, having a longer alkyl chain SAM improves adhesion and hydrophobicity of the modified surface [67].

\(n\)-octadecyltrichlorosilane (ODTS) is a self-assembled monolayer that has previously been shown to have good compatibility with SiO\(_2\) and metal oxide dielectrics. Nowadays, it is typically used as a passivation layer for metal oxides providing capping of polar surfaces or as a hydrophobic coating layer preventing electrical instability of organic semiconductors and OFETs [3]. Essentially, ODTS appears to be one of the most used SAMs in organic FETs. It has been reported that ODTS significantly improves dielectric/semiconductor interface by passivating the metal oxide dielectric surface that leads to the reduction of charge carrier traps and, in consequence, to higher charge carrier mobility [66]. During silanization, ODTS molecules are attached to the dielectric surface through the chemical reaction of –SiCl with –OH groups on the metal oxide surface. This results in –Si–O–M structures. The other two –SiCl bonds of the ODTS molecule react with proximate OTS molecules, which form a cross-linked monolayer (Figure 5).

### 3.3.3.2 Organic-inorganic hybrid dielectrics

To achieve the best of both worlds, several research groups have been researching the organic-inorganic bilayer and multilayer dielectrics (also known as hybrid and high-k/low-k dielectric) for low voltage OFETs. Liu et al. reported polymer field-effect transistors utilizing two diketopyrrolopyrrole (DPP)–based copolymers (i.e. PDQT and PDVT-10) as the semiconductor and OTS-modified poly(vinyl alcohol) (PVA) as the gate dielectric [68]. Their devices operated at around 3 V, and it was claimed that the OTS modification of PVA enhanced carrier mobility, lowered the leakage current, resulted in less hysteresis, and generally led to better performing devices than OFETs with untreated PVA. Urasinska-Wojcik et al. fabricated 1 V organic FETs using a mixed SAM/Al\(_2\)O\(_3\) bilayer as the gate dielectric and poly(3,6-di(2-thien-5-yl)-2,5-di(2-octyldecyl)-pyrrolo([3,4-c]pyrrole-1,4-dione) thiophene [3,2-b] thiophene) (DPPDTT) as the organic semiconducting layer [57]. As reported, the self-assembled monolayer surface modification made Al\(_2\)O\(_3\) surface smoother, and it was concluded that the SAM passivation helped tuning the threshold voltage and improved field-effect mobility of the proposed OFETs when compared with untreated devices. Mohammadian et al. proposed 1 V OFETs gated by ODTS-treated Ta\(_2\)O\(_3\) and DPPDTT as the organic semiconductor [69]. The proposed transistors operated with the field-effect carrier mobility around 0.2 cm\(^2\)V\(^{-1}\)s\(^{-1}\), threshold
voltage ~0.55 V, subthreshold swing 120 mV/dec, and current on/off ratio in excess of $5 \times 10^3$. The OTS surface treatment used in the reported OFETs did not only make the surface smoother and improve the charge carrier mobility but also was used as a support of the main Ta$_2$O$_5$ dielectric. It was found that adding the extra insulator layer to the high-k dielectric increased its overall thickness and therefore decreased the gate capacitance, but because of low threshold voltage ($V_T = -0.55$ V), 1 V OFET operation was still possible. The same approach toward the gate dielectric engineering for low voltage OFETs was reported in [70, 71]. Table 4 summarizes the key parameters of all above-discussed OFETs.

### 3.4 High-k metal oxide deposition techniques

#### 3.4.1 Radio frequency (r.f.) magnetron sputtering

Radio frequency (r.f.) magnetron sputtering is a thin-film vapor deposition (PVD) technique. The process begins when a voltage is applied to a target material in the presence of argon gas. In such an instance, plasma is created in the surrounding of the target and ionized argon gas molecules start to bombard the target atoms. This bombardment leads the atoms to be sputtered off into the plasma. Then, these vaporized atoms are deposited when they condense as a thin film on the substrate. In order to properly deposit the sputtered materials, several process parameters should carefully be considered. First, the distance between the samples and the target should be optimized. Second, the chamber pressure should carefully be controlled to get the best quality of the deposited films. Last but not least the applied sputtering power should not exceed the maximum value for a given material because higher applied power could result in the target damage and poor quality of the deposited films. Usually, for Ta deposition r.f. magnetron sputtering is performed in the optimum pressure $P = 5 \times 10^{-3}$ mBar, samples are 10 cm apart from the target and power does not exceed 70 W. Figure 6 demonstrates the schematic of the r.f. magnetron sputtering deposition process.

#### 3.4.2 Atomic layer deposition (ALD)

Atomic layer deposition (ALD) is a popular material deposition method, which is a subclass of chemical vapor deposition (CVD) technique. ALD is a high yield process delivering a highly conformal, pinhole free oxide layers at a relatively low temperature. In this process, two chemicals react with each other, and the oxide is achieved by repeating sequential, self-limiting surface reactions where precursors are separately deposited onto the substrate [59]. One ALD advantage in comparison with other vacuum deposition methods is that the oxide layer grows per cycle (GPC) allowing to have a sub-nanometer control over the deposited layer. ALD has two main drawbacks. First, the temperature of the oxidation process is relatively

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Dielectric Method</th>
<th>Method</th>
<th>d (nm)</th>
<th>$V_G$ (V)</th>
<th>$C_i$ (nF/cm$^2$)</th>
<th>OSC</th>
<th>$\mu$ (cm$^2$/Vs)</th>
<th>$I_{ON}/I_{OFF}$</th>
<th>Year</th>
</tr>
</thead>
<tbody>
<tr>
<td>[68]</td>
<td>PVA/OTS Spin-coating</td>
<td>230 + OTS thickness</td>
<td>3</td>
<td>28</td>
<td>PDVT-10</td>
<td>11</td>
<td>$\sim 10^4$</td>
<td>2014</td>
<td></td>
</tr>
<tr>
<td>[57]</td>
<td>Al$_2$O$_3$/OTS Anodization</td>
<td>4 + ODTS thickness</td>
<td>1</td>
<td>340</td>
<td>PDP2TTT</td>
<td>0.1</td>
<td>$\sim 10^5$</td>
<td>2015</td>
<td></td>
</tr>
<tr>
<td>[69]</td>
<td>Ta$_2$O$_5$/OTS Anodization</td>
<td>4 + ODTS thickness</td>
<td>1</td>
<td>670</td>
<td>DPPDIT</td>
<td>0.2</td>
<td>$5 \times 10^3$</td>
<td>2019</td>
<td></td>
</tr>
</tbody>
</table>

Table 4. Parameters of the previously demonstrated low voltage OFETs using organic/inorganic bilayer dielectrics.
Figure 6.  
Schematic of the r.f. magnetron sputtering process.

high \( (T \sim 300^\circ C) \), and thus it cannot be used for majority of plastic substrates. Second, a number of research groups reported several percentages of carbon contamination in the deposited oxide layers [72].

3.4.3 Plasma-assisted oxidation

Plasma-assisted oxidation is a widespread oxidation technique, which relies on oxidation of materials using highly reactive oxygen species. In general, oxidation of metals up to 2 nm is a straightforward process, but deeper oxidations are difficult to produce because the initial layer shields further oxidation. The description of the complete plasma oxidation process is complex and consists of several parts: volume processes in chemically active plasma of oxygen or its mixtures with inert gases, transport of particles through the transient region between undisturbed plasma and metal sample immersed into plasma, processes on the surface of the sample, and the transport of both oxygen and metal ions through the growing oxide layer. Importantly, oxygen plasma is also widely used for cleaning, etching, and removing unwanted organic residues from surfaces [73]. Hsiao et al. have shown that high quality \( \text{Al}_2\text{O}_3 \) and \( \text{Ta}_2\text{O}_5 \) can be successfully grown by plasma-assisted oxidation in a controlled environment [72].

3.4.4 Solution-based techniques: spin-coating

Spin coating is a common method to produce thin, uniform polymer films on flat substrates. In the spin-coating process (Figure 7), the solution is first deposited on the substrate, and then it is accelerated rapidly to a desirable spin speed. This method is normally used for deposition of polymer films with thicknesses, which range from few nanometers to several micrometers. Depending on the spin speed, spin acceleration, and viscosity (concentration) of the solution, the thickness of the deposited layers can be precisely controlled [74].

3.4.5 Other solution-based techniques: anodization

The material discussed in this section is tantalum oxide \( (\text{Ta}_2\text{O}_5) \), which is generally used as an insulator in electronic devices such as capacitors, memristors,
One of the most reliable and straightforward ways to form tantalum oxide is electrochemical oxidation (so-called anodization). Several metals such as Al, Ti, and Ta have very high chemical affinity with oxygen. Therefore, under ambient conditions, they will rapidly react with this gas forming a “native oxide” on their surfaces. The “air-formed” oxide film protects the metals from further oxidation (i.e. oxidation of the metal bulk) but is extremely thin—it’s thickness varies from a few angstroms to circa 2 nm, and it is very often not homogenous in thickness and can contain numerous defects and flaws. For example, the native oxide layer of tantalum has been reported to be usually around 3–4 nm [75]. As a result, the native oxide cannot be used as a protective film for preventing corrosion or as an insulator in capacitors and transistors.

Anodization is an electrochemical process, which allows improving this natural oxide film and produces stable oxide films with negligible reactivity. Figure 8 shows a typical anodization bath to perform the oxidation. During the process, the metal to be oxidized is made the anode. An electrolytic cell is filled with an electrolyte. It has been shown previously that the nature of the electrolyte determines the type of anodic oxide film. The electric circuit is completed with a counter electrode which is made of a chemically inert metal (e.g. Au, Pt) or alloy (e.g. stainless steel). In Figure 8, an Au plate is shown as the cathode.

TFTs, and OFETs. One of the most reliable and straightforward ways to form tantalum oxide is electrochemical oxidation (so-called anodization). Several metals such as Al, Ti, and Ta have very high chemical affinity with oxygen. Therefore, under ambient conditions, they will rapidly react with this gas forming a “native oxide” on their surfaces. The “air-formed” oxide film protects the metals from further oxidation (i.e. oxidation of the metal bulk) but is extremely thin—it’s thickness varies from a few angstroms to circa 2 nm, and it is very often not homogenous in thickness and can contain numerous defects and flaws. For example, the native oxide layer of tantalum has been reported to be usually around 3–4 nm [75]. As a result, the native oxide cannot be used as a protective film for preventing corrosion or as an insulator in capacitors and transistors.

Anodization is an electrochemical process, which allows improving this natural oxide film and produces stable oxide films with negligible reactivity. Figure 8 shows a typical anodization bath to perform the oxidation. During the process, the metal to be oxidized is made the anode. An electrolytic cell is filled with an electrolyte. It has been shown previously that the nature of the electrolyte determines the type of anodic oxide film. The electric circuit is completed with a counter electrode which is made of a chemically inert metal (e.g. Au, Pt) or alloy (e.g. stainless steel). In Figure 8, an Au plate is shown as the cathode.

Table 5.
A summary of anodization ratios and forming electrolytes relating to the anodization of Al₂O₃, TiO₂ and Ta₂O₅.

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Metal oxide</th>
<th>Anodization ratio (nm/V)</th>
<th>Forming electrolyte</th>
</tr>
</thead>
<tbody>
<tr>
<td>[74]</td>
<td>Ta₂O₅</td>
<td>1.8</td>
<td>0.1 M H₃PO₄</td>
</tr>
<tr>
<td>[75]</td>
<td>Ta₂O₅</td>
<td>2.2</td>
<td>0.01 M CA</td>
</tr>
<tr>
<td>[76]</td>
<td>Ta₂O₅</td>
<td>2.0</td>
<td>0.01 M CA</td>
</tr>
<tr>
<td>[77]</td>
<td>TiO₂</td>
<td>1.5</td>
<td>0.001 M CA</td>
</tr>
<tr>
<td>[66]</td>
<td>Al₂O₃</td>
<td>1.3</td>
<td>0.001 M CA</td>
</tr>
</tbody>
</table>

CA—citric acid.
TFTs, and OFETs. One of the most reliable and straightforward ways to form tantalum oxide is electrochemical oxidation (so-called anodization). Several metals such as Al, Ti, and Ta have very high chemical affinity with oxygen. Therefore, under ambient conditions, they will rapidly react with this gas forming a "native oxide" on their surfaces. The "air-formed" oxide film protects the metals from further oxidation (i.e. oxidation of the metal bulk) but is extremely thin—its thickness varies from a few angstroms to circa 2 nm, and it is very often not homogenous in thickness and can contain numerous defects and flaws. For example, the native oxide layer of tantalum has been reported to be usually around 3–4 nm [75]. As a result, the native oxide cannot be used as a protective film for preventing corrosion or as an insulator in capacitors and transistors.

Anodization is an electrochemical process, which allows improving this natural oxide film and produces stable oxide films with negligible reactivity. Figure 8 shows a typical anodization bath to perform the oxidation. During the process, the metal to be oxidized is made the anode. An electrolytic cell is filled with an electrolyte. It has been shown previously that the nature of the electrolyte determines the type of anodic oxide film. The electric circuit is completed with a counter electrode which is made of a chemically inert metal (e.g. Au, Pt) or alloy (e.g. stainless steel). In Figure 8, an Au plate is shown as the cathode.

Figure 9 illustrates the electric drive conditions for anodization in constant current mode ($I_A = \text{const.}$). In the constant current mode, the thickness of an oxide depends only on the cell voltage, which is allowed to rise to the required value, i.e. the thickness $d$ of the resulting films can be very precisely controlled via anodization voltage $V_A$ because $d = c \cdot V_A$, where $c$ is the anodization ratio describing the thickness of the formed film per applied volt (Å/V). Importantly, $c$ is related to the electric breakdown field $E_B$ via $E_B \approx c^{-1}$.

The anodization current $I_A$ is kept constant via the anodization voltage $V_A$ compensation until the desired voltage is achieved and then decreases to very low values. The "leakage current" flowing under constant voltage conditions is electronic, but if the voltage is increased, then ionic current begins to flow again with further film formation until a new equilibrium is established. However, it is not possible to increase the voltage to a very high value. The upper limit on voltage lies between 500 and 700 V due to breakdown and arcing in the barrier layer. The most interesting fact is that the thickness of the barrier type film is not affected by electrolyzing time, surface roughness, and temperature of the electrolyte. In fact, the formed oxide film will exactly follow or slightly smooth out the initial surface topography of the anodized metal.

The anodization ratio of tantalum anodized in 1 mM citric acid (CA) has been reported in the literature [74–76] and usually is between 1.8 and 2.2 nm/V. Table 5 compares the information relating to the anodization of metals and in particular anodization of tantalum in the recent works [68, 78–80].

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Metal oxide</th>
<th>Anodization ratio (nm/V)</th>
<th>Forming electrolyte</th>
</tr>
</thead>
<tbody>
<tr>
<td>[74]</td>
<td>Ta$_2$O$_5$</td>
<td>1.8</td>
<td>0.1 M H$_3$PO$_4$</td>
</tr>
<tr>
<td>[75]</td>
<td>Ta$_2$O$_5$</td>
<td>2.2</td>
<td>0.01 M CA</td>
</tr>
<tr>
<td>[76]</td>
<td>Ta$_2$O$_5$</td>
<td>2.0</td>
<td>0.01 M CA</td>
</tr>
<tr>
<td>[77]</td>
<td>TiO$_2$</td>
<td>1.5</td>
<td>0.001 M CA</td>
</tr>
<tr>
<td>[66]</td>
<td>Al$_2$O$_3$</td>
<td>1.3</td>
<td>0.001 M CA</td>
</tr>
</tbody>
</table>

Table 5. A summary of anodization ratios and forming electrolytes relating to the anodization of Al$_2$O$_3$, TiO$_2$ and Ta$_2$O$_5$. 

CA—citric acid.
4. Conclusions

In this chapter, the most promising strategies toward lowering the operational voltage of organic FETs have been reviewed and discussed. This includes reducing the transistor threshold voltage and subthreshold swing. Apart from the semiconductor/insulator interface engineering that is not always straightforward, one can employ high-k dielectric materials, reduce their thickness, or do both at the same time. The best performing dielectric materials in OFETs appear to be metal oxides. They intrinsically possess high dielectric constants and display low leakage currents. Also, they can be made ultra-thin ($d \leq 3$ nm), and when deposited on plastic films, they are flexible and robust. However, depending on the intended applications, one can also use pristine organic, organic-inorganic hybrid, or high-k/low-k multilayer dielectrics. Anodic oxidation is a very promising technique, which can considerably lower manufacturing costs of high-k materials and realize inexpensive low voltage OFETs and OFET-based circuits. It is a cheap, solution-based deposition process that can be performed under ambient conditions. Since the anodization is a self-limiting and self-healing process, it can give pinhole-free, homogenous oxide layers that can be grown in ambient atmosphere at room temperature. As such, anodization has a high potential to be used in manufacturing of future OFET-based electronic devices and circuits.

Author details

Navid Mohammadian* and Leszek A. Majewski*
Department of Electrical and Electronic Engineering, The University of Manchester, Manchester, United Kingdom

*Address all correspondence to: navid.mohammadian@manchester.ac.uk and leszek.majewski@manchester.ac.uk

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.

[Creative Commons Attribution License]
References


[42] Li J, Sun Z, Yan F. Solution processable low-voltage organic thin film transistors with high-k relaxor ferroelectric polymer as gate insulator. Advanced Materials [Internet]. 2012; 24(1):88-93. DOI: 10.1002/adma.201103542


Chemistry of Materials. 2010;22(4):1559-1566


[60] Sakai H, Furukawa Y, Fujiwara E, Tada H. Low-voltage organic field-effect transistors with a gate insulator of
Ta₂O₅ formed by sputtering. Chemistry Letters. 2004;33(9):1172-1173


Tackling the Problem of Dangerous Radiation Levels with Organic Field-Effect Transistors

Irina Valitova, Zhihui Yi and Jonathan Sayago

Abstract

Accurate, quantitative measurements of ionizing radiation, commonly employed in medical diagnostic and therapeutic applications are essential prerequisites to minimize exposure risks. Common examples of radiation detectors include ionization chambers, thermoluminescent dosimeters, and various semiconductor detectors. Semiconductor dosimeters such as p/n type silicon diodes and MOSFETs have found widespread adoption due to their high sensitivity and easy processing. A significant limitation of these devices, however, is their lack of tissue equivalence. The high atomic number (relative to soft tissue) of silicon causes these devices to over-respond to photon beams that include a significant low energy component, for example, 1–10 kV, due to an enhanced photoelectric interaction coefficient. Organic field effect transistors (OFETs) are capable of providing tissue equivalent response to ionizing radiation in order to monitor more accurately the risk of exposure in medical treatments. This chapter presents the possibility to use different types of OFETs as ionizing and X-ray radiation dosimeters in medical applications.

Keywords: OFET dosimeters, ionizing radiation, X-ray detection, ion sensors, ionizing radiation dosimeters, radiation dosimeters

1. Introduction

Since the beginning of research in both radiotherapy and X-ray imaging, an attempt has been made to measure the cumulative exposure to radiation that could be harmful to the patient. Ionizing radiation is related to heavy charged alpha- and beta- particles, also X-rays which are highly energetic electromagnetic waves (light), can interact with matter to produce secondary ionizing radiation which can result in health issues. This is particularly the case in medical screening procedures such as mammography, tomographic, and nuclear imaging [1].

The need for high precision radiation monitoring is particularly important in radiotherapy. Approximately half of all patients diagnosed with cancer receive some form of radiotherapy over the course of their treatment [2]. In radiotherapy, a precise dose of radiation is delivered to control or eliminate the disease in neoplastic tissue but not large enough to incur in significant risk to damage healthy tissue. In such cases the risk of the procedure has to be carefully balanced against the expected benefits. Therefore, accurate dosimetry is needed to deliver successful radiotherapy.
Chapter 6
Tackling the Problem of Dangerous Radiation Levels with Organic Field-Effect Transistors

Irina Valitova, Zhihui Yi and Jonathan Sayago

Abstract

Accurate, quantitative measurements of ionizing radiation, commonly employed in medical diagnostic and therapeutic applications are essential prerequisites to minimize exposure risks. Common examples of radiation detectors include ionization chambers, thermoluminescent dosimeters, and various semiconductor detectors. Semiconductor dosimeters such as p/n type silicon diodes and MOSFETs have found widespread adoption due to their high sensitivity and easy processing. A significant limitation of these devices, however, is their lack of tissue equivalence. The high atomic number (relative to soft tissue) of silicon causes these devices to over-respond to photon beams that include a significant low energy component, for example, 1–10 kV, due to an enhanced photoelectric interaction coefficient. Organic field effect transistors (OFETs) are capable of providing tissue equivalent response to ionizing radiation in order to monitor more accurately the risk of exposure in medical treatments. This chapter presents the possibility to use different types of OFETs as ionizing and X-ray radiation dosimeters in medical applications.

Keywords: OFET dosimeters, ionizing radiation, X-ray detection, ion sensors, ionizing radiation dosimeters, radiation dosimeters

1. Introduction

Since the beginning of research in both radiotherapy and X-ray imaging, an attempt has been made to measure the cumulative exposure to radiation that could be harmful to the patient. Ionizing radiation is related to heavy charged alpha- and beta- particles, also X-rays which are highly energetic electromagnetic waves (light), can interact with matter to produce secondary ionizing radiation which can result in health issues. This is particularly the case in medical screening procedures such as mammography, tomographic, and nuclear imaging [1].

The need for high precision radiation monitoring is particularly important in radiotherapy. Approximately half of all patients diagnosed with cancer receive some form of radiotherapy over the course of their treatment [2]. In radiotherapy, a precise dose of radiation is delivered to control or eliminate the disease in neo-plastic tissue but not large enough to incur in significant risk to damage healthy tissue. In such cases the risk of the procedure has to be carefully balanced against the expected benefits. Therefore, accurate dosimetry is needed to deliver successful radiotherapy.
Ionizing radiation sensors are devices that respond to ionic radiation and output a proportionally strong electrical or optical signal. To understand the performance of a sensor it is important to have an understanding of how the signals are generated and recorded.

The main quantities of dosimetry will be introduced in this chapter as well as the basic OFET sensing mechanism and a review of the most prominent research up to date in the field.

1.1 Sources of ionizing radiation

The source of ionizing radiation can originate from radiation generators (accelerators of charged particles and nuclear reactors), radioactive materials and electromagnetic radiation. The maximum attainable energy and intensity of ionizing radiation beams are related to the source of radiation. For example, cobalt-60 isotope emits gamma rays with energies of the gamma quantum at 1.17 and 1.33 MeV [3]. The radiation from radioactive materials has an energy spectrum that changes as a function of time due to the short half-life of some radioactive isotopes.

Sources of electron- or beta- rays can be different types of electron accelerators with energies ranging from several tens of MeV. Commonly used accelerators are the Van der Graaff generators, linear accelerators and cyclotrons.

Electromagnetic radiation, X- and gamma rays, have the highest energy photons (light) in the electromagnetic spectrum and concern biomedical sensors because they can attain energies of 1 kV to 25 MeV, large enough to interact with its medium to form secondary charged particles that can be detected in a dosimeter.

1.2 Exposure, dose and dose equivalent

An ionizing radiation beam can be characterized by its exposure, which is the ratio of charge it creates in its medium to the air mass (SI: C Kg$^{-1}$). For convenience, the medium is air because air has an atomic number of 7.6, which is tissue equivalent (tissue has an atomic number of 7.4). The SI unit is the coulomb per kilogram, however, historically a common unit of measure is the roentgen (R). One R equals 0.000258 C Kg$^{-1}$.

The absorption characteristic of the target material (i.e. skin tissue) results in the concept of absorbed dose. The absorbed dose is the amount of energy absorbed per unit mass of target material (SI: J Kg$^{-1}$), as a result of an exposure to ionizing radiation. Common units of measure for absorbed dose are the rad, the gray (Gy) and the erg; 1 rad = 0.01 Gy = 0.01 J Kg$^{-1}$ = 100 ergs g$^{-1}$.

In other terms, exposure refers to the radiation in an area and the dose is the amount of that radiation is expected to be absorbed by a person or a target material. For a given radiation source, the absorbed dose will depend on the matter that absorbs the radiation. For example, for an exposure of 1 R of gamma rays with an energy of 1 MeV, the dose in silicon will be 0.88 rad and the dose in human tissue will be 1 rad [4].

The absorbed dose itself is ineffective for describing the biological effects of radiation, in which, to a close approximation an equal amount of absorbed energy corresponds to an equal amount of damage [4]. For this purpose, the dose equivalent was defined, as the product of the absorbed dose times the radiation weighting factor taking into account the beam type. Table 1 summarizes the weighting factor (w) for different types of radiation [5].

Although w is dimensionless, the unit employed to define dose equivalent is not the same than that for dose (Gy) but is the sievert (Sv): 1Sv = 1 J Kg$^{-1}$. People at risk for repeated ionizing radiation exposure are commonly monitored and restricted to effective doses of 100 mSv every 5 years with a maximum of 50 mSv allowed in any given year [6].

Table 1.

<table>
<thead>
<tr>
<th>Type of radiation</th>
<th>Weighting factor (w)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Neutrons</td>
<td>1</td>
</tr>
<tr>
<td>Alpha particles</td>
<td>10</td>
</tr>
<tr>
<td>Protons &gt;20 MeV</td>
<td>20</td>
</tr>
<tr>
<td>Protons 2–20 MeV</td>
<td>5</td>
</tr>
<tr>
<td>Protons 10–100 keV</td>
<td>20</td>
</tr>
<tr>
<td>Protons &lt;10 keV</td>
<td>10</td>
</tr>
<tr>
<td>Electrons</td>
<td>1</td>
</tr>
</tbody>
</table>

- Rayleigh scattering: A process where a photon interacts with an orbital electron and is scattered back into the medium.
- Photoelectric effect: An inelastic process where an electron is ejected from an atom by the absorption of a photon.
- Compton scatter: An inelastic process where a photon interacts with an atomic nucleus and is scattered.
- Electron-positron pair production: An inelastic process where a photon interacts with an atomic nucleus and is scattered.

The mass attenuation coefficient for Rayleigh scattering, $\sigma$, is given by:

$$\sigma = \frac{\rho}{\rho_0} \times \frac{Z}{E} \times 2$$

where $\rho$ is the density of the medium, $\rho_0$ is the density of air, $Z$ is the atomic number of the medium, and $E$ is the energy of the photon.
Ionizing radiation can be classified into heavy- protons, ions- and light charged particles- electrons and positrons. The type of radiation clearly modifies its interaction with matter. As one would imagine, a heavy charged particle has a larger mean range or penetration depth than lighter particles. Both particles can loose energy through collisional or radiative energy transfer [5]. The first mechanism dominates in heavy particles and the latter is mainly present in electrons passing through high-Z materials.

Most biomedical sensing applications involve collision dissipation of low-energy ion beams (i.e., 10 keV) thus the penetration depth upon collision is relatively low yet the thickness or volume of the sensing material should be large enough to ensure that most energy associated with the ionizing particle is deposited within the active layer. Of course, the penetration depth also depends on the material the beam is interacting with.

The four most common interaction types are Rayleigh scatter, photoelectric effect, Compton scatter, and electron-positron pair production [7]. The main photon- medium interactions are in the energy range from 100 kV to 18 MV (produced by medical accelerators for cancer treatment) are the photoelectric effect and Compton scattering. Rayleigh scattering and pair production are responsible for a lower percentage of photon interactions.

Rayleigh scattering is a process where a photon interacts with an orbital electron in the medium and deflects through a very small angle. The angle of deflection is proportional to the energy loss. So the Rayleigh scattering is an elastic process, meaning that very small amount or no energy is lost by the scattered photon.

The mass attenuation or extinction coefficient for Rayleigh scattering, \( \sigma_R/\rho \), depends on the energy of the photon and the atomic number of the material through which the photon is traveling:

\[
\sigma_R/\rho \propto Z/E^2, \tag{1}
\]

where \( E \) is the energy of the incident photon and \( Z \) is the atomic number of the medium. Pair production occurs when the photon passes close to the nucleus of the atoms and if the energy of photon is high enough (>1.022 MeV) an electron and positron pair will be created. The mass attenuation coefficient for pair production, \( \kappa/\rho \), depends on the atomic number of the material through which the photon is traveling: \( \kappa/\rho \propto Z \).
2. Detectors of ionizing radiation

A dosimeter is a device that measures dose uptake of ionizing radiation beams. The response of an ideal dosimeter should be: linear with the absorbed dose and consistent over time; directly proportional to the dose and independent of the type of radiation and its energy; independent of the pulsed and continuous dose rates and independent of the average dose rate; proportional to the absorbed dose and independent of the incident radiation angle; reproducible and stable [5].

There are a few standard methods for determining the exposure or absorbed dose [4]. The calorimetric method, or thermodynamic method, measures the total heat generated during the absorption of energy from a radiation field. Alternatively, an ionization chamber can be used to measure the number of ions produced in air (or other gases) by charged particles or electromagnetic radiation. The device is fairly simple; it essentially consists of two electrodes in a gas-filled space in which the incident radiation produces ionization. A voltage applied between the two electrodes draws the ions to them and the resulting current flow is measured.

When measuring high energy radiation (MeV), chemical changes in matter (polymerization, oxidation, reduction, degradation) as well as physical changes in material properties (color) as a result of radiation, can be used to quantify radiation. The best example is the viscometric dosimeter that measures the change in molecular structure of polymethylmethacrylate polymer as it degrades upon radiation. The degradation results in a decrease of its average molecular weight which then can be measured by dissolving it and determining the solution viscosity. Another good example is the glass dosimeter in which high doses of radiation produce measurable darkening of the glass by the formation of absorption bands in the electronic structure of the material. Changes in the optical properties are determined with a spectrophotometer and compared with an unexposed reference glass [8]. Polyethylene releases hydrogen under irradiation, which in turn can increase the relative pressure of a sealed chamber providing a cost-effective and versatile dosimeter solution (in terms of the sensor location, close or far away from the source) for high dose sensing.

One difficulty of employing organic materials as sensing material is the requirement of a thick layer of material to absorb a significant portion of the radiation because the exposure is a function of the source location. The use of the viscometric dosimeter has the advantages of using organic tissue-equivalent material as sensing material and being cost-effective simple solution, however the accuracy is only about 20%.
2.1 Solid-state methods for sensing ionizing radiation

Solid-state dosimeters are well established today. They commonly employ inorganic semiconductors with a small number of impurities as the sensing material. On one hand, ionizing radiation induces electronic states (traps) at intermediate energies between the valence and conduction bands of the semiconductor. If the trap energy levels are large enough to produce light when excited electrons decay, the characteristic light emitted through this process is proportional to the number of traps and thus, proportional to the dose absorbed by the material upon ionizing radiation. An external source of light can be applied to excite electrons from the valence band to the conduction band, see Figure 1, and a spectrophotometer can be used to detect the light emitted from the photon as it decays through the trap.

2.2 MOSFET sensors

Metal oxide semiconductor field-effect transistors are well known and have been used for decades as dosimeters. They consist of a semiconducting channel sandwiched between drain and source electrodes (electricity can be thought of as water flowing through a pipeline) and switched on/off by a gate consisting of a dielectric and a third electrode, Figure 2.

![Figure 1.](image1.png)
**Figure 1.**
Optically stimulated luminescence for dosimetry: An electron (1) is excited by a light source into the conduction band, (2) migrates through it and (3) falls into a trap emitting a characteristic light proportional to the number of traps previously induced by ionizing radiation.

![Figure 2.](image2.png)
**Figure 2.**
A metal oxide semiconductor field-effect transistor typical structure.
3. Organic electronics and their relevance for tissue equivalences

In order to track correctly the mechanisms of energy release in skin tissue, the ideal dosimeter must be tissue equivalent, with a Z as close as possible to 7.4. At high energy sensing, tissue equivalence may be even more relevant due to the changes in the effective cross section particle interaction with the target originated from resonance peaks in elastic scattering [5]. In tissue equivalent sensors, the mass stopping power of the target varies slowly as a function of the electron energy, therefore, there are no sharp peaks commonly observed with resonances with high-energy particles and high Z materials.

Organic electronics, based on soft materials, have gained interest in radiation dosimetry for tissue equivalent applications. The low atomic number of organic materials is comparable to that of average human soft tissues, which suggests that these devices may require fewer or smaller correction factors to translate a measured signal into a dose absorbed by skin tissue under conditions that deviate significantly from calibration conditions. These devices offer other advantages over their inorganic counterparts, namely—their versatility, mechanical flexibility, solution processability, low cost and suitability for large and nanoscale applications.

Changes of both electronic and optical properties of organic materials under irradiation can be used for high accuracy dosimetry. The shift of organic polymers absorbance or reflectance allows visualizing structural defects due to ionizing radiation [12], and electronic changes can be detected in different device configurations, such as capacitors, diodes and Organic Field-Effect Transistors (OFETs) [13–15].

A radiation-induced changes in the electronic properties of insulating polymer materials like poly(methyl methacrylate) (PMMA), polystyrene (PS) or polyethylene has been known for decades [16] in which the radiation-produced free electrons trapped in the band gap are thermally released into the conduction band under the radiation field. Later the use of organic semiconducting polymers helped to improve the dosimeter sensitivity due to the better charge carrier mobility and better carrier lifetime. The use of organic polymers in different organic electronic devices such...
as organic diodes and Organic Field-Effect Transistors (OFETs) with the tissue equivalence that we previously discussed will be introduced further.

### 3.1 Dosimetry based on organic field-effect transistors

Various parameters, such as off current, on current, threshold voltage $V_{th}$, current ratio and subthreshold swing, can be extracted as a function of ionizing radiation dose from the measured transfer characteristics of organic field effect transistors. Raval et al. introduced bottom gate top contact OFET with P3HT as semiconductor on a silicon dioxide ($\text{SiO}_2$) dielectric layer as radiation dosimeter. After $\gamma$-irradiation up to 41 krad using a Co-60 radiation source, they found a decrease in the on current by a factor of 2, an increase in off current by a factor of 150, and a decrease in the mobility. The threshold voltage was shifted negatively due to positive charge accumulation in the silicon dioxide [17]. Later the same group investigated Pentacene OFET using similar device structure shown in Figure 3. The silicon nitride as a passivation layer was used to protect organic materials from

![Figure 3](image-url)

(a) Schematic of a pentacene OFET in bottom gate bottom contact configuration with interdigitated source and drain electrodes using a silicon nitride passivation layer, and (b) $I_d$-$V_g$ characteristics for a Pentacene OFET with exposure to increasing dose of ionizing radiation [18].
interaction with air. After exposure to a total of 100 Gy dose of ionizing radiation off current was increased 320 times which resulted in a sensitivity of 20 nA/Gy. The threshold voltage shift resulted in a sensitivity of 0.3 V/Gy [18].

Furthermore, they introduced CuPc OFET dosimeter after γ-irradiation with a minimum dose of 10 rad going up to a maximum dose of 100 krad. To solve the resolution limitation of measuring the off current for less than 1 krad total-dose exposure three and five OFETs were connected in parallel. The transfer characteristics of those sensors after different total-dose exposures to γ-radiation are shown in Figure 4. The measured sensitivity from off current shifts after irradiation was

![Figure 4](image)

**Figure 4.**
(a) Transfer characteristics for a sensor with five CuPc-OFETs each with W/L = 19,350 μm/100 μm stacked in parallel for total-dose exposures up to 100 rad with the minimum dose of 10 rad. (b) Transfer characteristics for a sensor with three CuPc OFETs each with W/L = 19,350 μm/100 μm stacked in parallel for total-dose exposures up to 1 krad with the minimum dose exposure of 50 rad. (c) Transfer characteristics for a CuPc OFET sensor with W/L = 19,350 μm/100 μm exposed to a minimum of 1 krad, and with increasing total-dose exposures up to 100 krad [19].
of 0.02 A/rad. From the $V_{th}$ shift measured at constant drain current $1 \times 10^{-7}$ A the sensitivity of $1.5 \times 10^4$/rad was observed for a total of 100 krad dose-exposure [19].

Kim et al. introduced a rubrene semiconductor OFET as a dosimeter to electron beam irradiation [15]. To show that radiation induced charges can be trapped not only in SiO$_2$ dielectric and Si/SiO$_2$ interface but also in organic semiconductor, they compared two sets of devices. In one set of devices they irradiated a silicon/silicon dioxide substrate before deposition of a rubrene semiconductor. The on and off currents were about the same while the mobility fell by about 50% after $10^7$ rad in comparison to pre-irradiation conditions. A second set of devices was irradiated after the deposition of rubrene. The mobility decrease of more than 50% was found only after $10^5$ rad dose exposure. Moreover, the subthreshold swing was decreased with increased radiation dose. So the charge trap density at rubrene/SiO$_2$ interface was increased as a function of radiation dose. They concluded that electrons could induce traps not only on interface but also in the bulk semiconductor.

![Figure 5](image-url)

**Figure 5.**
Variation of the trap densities, $\Delta N_T$ (bottom solid squares), and of the channel mobility relative to $\mu_{off}(0)$ and $\Delta \mu_{eff}/\mu_{off}(0)$ (top open circles) as a function of the irradiation dose [20].
The reduction of charge carrier mobility proves that radiation induced density of traps also energetically located near the highest occupied molecular orbital of the organic semiconductor. However, Basirico and colleagues only partially related the reduction of charge carrier mobility with increase of charge carrier traps in 6,13-bis(triisopropylsilylethynyl)-pentacene (TIPS-pentacene)-based field effect transistors with organic dielectric irradiated by high energy protons [20]. The high energy protons induce defects in the organic dielectric and strains in the TIPS-pentacene layer leading to mobility reduction. The variation of trap densities and charge carrier mobilities as a function of radiation dose shown in Figure 5.

Jain et al. improved the response of OFET to radiation by mixing organic semiconductor with Polystyrene probably increasing the amount of trap carrier density. TIPS-Pentacene (TP) and Polystyrene (PS) blend as semiconductor material in OFET for sensing gamma rays from cobalt-60 ($^{60}$Co) radiation source [21]. The device configuration was n-type Si as a gate electrode, 100 nm of SiO$_2$ as a gate dielectric layer, TP/PS blend as semiconductor and interdigitated Au source/drain electrodes on the top. Devices irradiated before deposition of TIPS-Pentacene and devices irradiated after deposition of semiconductor were compared to show the amount of charges trapped in TP/PS blend and in the SiO$_2$/TP-PS interface. It was shown that interface trap density of SiO$_2$/TIPS-Pentacene was significantly higher in irradiated TIPS-Pentacene than trap density of devices irradiated before TIPS-Pentacene deposition. The sensitivity of TIPS-Pentacene transistors was highest among similar organic transistors in the literature, 3 V/Gy [21].

### 3.2 Dosimetry based on organic diodes and single layered structures

Boroumand et al. reported the tissue-equivalent direct response of organic semiconducting polymers, such as poly(2-methoxy-5-(2′-ethylhexyloxy)-p-phenylene vinylene) (MEH-PPV) or poly 9,9-dioctylfluorene (PFO), to 17 keV X-rays from a 50 kVp molybdenum source. In order to maximize the X-ray photon attenuation, the typical polymer film thickness was approximately 20 μm. The sensitivities of the devices at −10 V applied bias were 0.064 nC/mGy for PFO and 0.1 nC/mGy for MEH-PPV, and 0.24 nC/mGy at −50 V for PFO. These values correspond to sensitivities per unit volume of 128–480 nC/mGy/cm$^3$, which are similar to silicon-based devices [22].

Flexible dosimeters incorporating a ~10 μm poly([9,9-diocetylfluorenyl-2,7-diyl]-co-bithiophene) (F8T2) film were fabricated on a polyimide substrate [23]. The higher electric field in these devices helped to separate X-ray-generated charge carriers leading to increase the sensitivity from 54.2 to 158.2 nC/mGy/cm$^3$ when reversed applied voltages were −10 and −50 V, respectively.

Intaniwet demonstrated the influence of charge carrier mobility in organic semiconductors on the dosimeter sensitivity [24]. The blend of high mobility 6,13-Bis(triisopropylsilylethynyl)pentacene (TIPS-pentacene) with conjugated polymer poly(triarylamine) (PTAA) was used to improve the sensitivity of organic dosimeters to detect up to 175 keV X-rays from a molybdenum source. The PTAA device with charge carrier mobility of 1.3*10$^{-6}$ cm$^2$V$^{-1}$s$^{-1}$ possessed a sensitivity of 116 nC/mGy/cm$^3$ and the TIPS:PTAA blend (17:1) with mobility 19*10$^{-6}$ cm$^2$/Vs had four times more sensitivity, up to 457 nC/mGy/cm$^3$. The sensitivity of organic semiconducting single crystal (OSSC) dosimeters did not appear to depend on the charge carrier mobility. For example, it was shown that the high mobility single crystal ruberene possessed poorer X-ray sensitivity than the low mobility DNN (1,5-dinitronaphthalene) [25].

Another important factor known to affect organic based dosimeters is the morphology of the semiconducting film. Dr. Fraboni studied the influence of anisotropic π-π stacking of molecules and the photo-response when exposed to X-ray radiation [26]. They selected 1,5-dinitronaphthalene (DNN) as the active
material which has strong π-π stacking in one axis of the crystal and compared the results with 4-hydroxycyanobenzene (4HCB) with a more planar morphology. The photoconductivity increased almost linearly with the applied voltage bias to the crystal along the vertical axis while it tends to saturate along the planar ones even for driving voltages as low as 50 V with no hysteresis effect and considerable reproducibility and device life-cycles, indicating that OSSCs are promising candidates for direct X-ray radiation detection (Figure 6, left). They reported that the

![Figure 6.](image)

**Figure 6.** Comparison between the sensitivity values at different bias voltages for a 4HCB- based detector under 35 keV X-ray irradiation in the planar (black circles) and vertical (red squares) electrode configuration [26].

![Figure 7.](image)

**Figure 7.** Schematic of the process of modulation of the conductivity induced by X-rays exposure of TIPS-pentacene thin films: (left) in dark, the conductivity is mainly due to the intrinsic charge carriers; (right) under X-ray irradiation: (1) additional electrons and holes are created and holes drift along the electric field until they reach the collecting electrode while (2) electrons may remain trapped in deep trap states within the organic material. (3) to guarantee charge neutrality, holes are continuously emitted from the injecting electrode. For each electron–hole pair created upon radiation, more than one hole contributes to the photocurrent leading to a photoconductive gain effect. (4) recombination process takes place counterbalancing the charge photogeneration in the steady-state [28].
film thickness of crystals has minor influence on the sensitivity for a device with electrodes larger than 2 mm². The maximum obtained sensitivity for large electrode area samples is 175 nC Gy⁻¹ [27].

Fraboni and co-workers proposed a model to explain the photocurrent signal induced by X-ray radiation (Figure 7) [28]. The model described the accumulation of holes in the LUMO level with the X-ray radiation. Radicals generated from the X-rays radiation activated energy levels within the HOMO and LUMO levels where electrons were trapped. The induced holes in the LUMO level induce an increase in the photoconductivity easily measurable due to the high sensitivity to X-rays and electrical response of the material.

4. Conclusions

Organic field effect transistors are new but very potential devices to be used as ionization radiation dosimeters. Different parameters like off current, on current, threshold voltage, current ratio and sub-threshold swing can be monitored as a function of ionizing radiation dose. Organic field effect transistors are capable of providing a tissue equivalent response to ionizing radiation. High Z counterparts, such as insulating layer and metal electrodes can be fabricated making use of organic dielectrics and conducting polymers (PEDOT:PSS or others), respectively. Moreover, organic materials possess outstanding properties, such as large area processing on lightweight and flexible substrates and ability to chemically tailor their properties. In particular, lightweight, flexible OFETs can be attached to the patient during the radiation treatment with possibility to read out parameters after treatment or operating transistors at very low voltages. For sure more work should be done on sensitivity improvement and characterization of such dosimeters. For example, it is important to check their linearity, energy and dose rate dependence, and so on. The sensitivity of such dosimeters can be improved by increasing the trap carrier density in organic semiconductor or dielectric layers. Similar to organic memory devices dielectric layer can be complex or with floating gate to store more charges and thus show the improved response to ionizing radiation.
The film thickness of crystals has minor influence on the sensitivity for a device with electrodes larger than 2 mm². The maximum obtained sensitivity for large electrode area samples is 175 nC Gy⁻¹ [27].

Fraboni and co-workers proposed a model to explain the photocurrent signal induced by X-ray radiation (Figure 7) [28]. The model described the accumulation of holes in the LUMO level with the X-ray radiation. Radicals generated from the X-rays radiation activated energy levels within the HOMO and LUMO levels where electrons were trapped. The induced holes in the LUMO level induce an increase in the photoconductivity easily measurable due to the high sensitivity to X-rays and electrical response of the material.

4. Conclusions

Organic field effect transistors are new but very potential devices to be used as ionization radiation dosimeters. Different parameters like off current, on current, threshold voltage, current ratio and sub-threshold swing can be monitored as a function of ionizing radiation dose. Organic field effect transistors are capable of providing a tissue equivalent response to ionizing radiation. High Z counterparts, such as insulating layer and metal electrodes can be fabricated making use of organic dielectrics and conducting polymers (PEDOT:PSS or others), respectively. Moreover, organic materials possess outstanding properties, such as large area processing on lightweight and flexible substrates and ability to chemically tailor their properties. In particular, lightweight, flexible OFETs can be attached to the patient during the radiation treatment with possibility to read out parameters after treatment or operating transistors at very low voltages. For sure more work should be done on sensitivity improvement and characterization of such dosimeters. For example, it is important to check their linearity, energy and dose rate dependence, and so on. The sensitivity of such dosimeters can be improved by increasing the trap carrier density in organic semiconductor or dielectric layers. Similar to organic memory devices dielectric layer can be complex or with floating gate to store more charges and thus show the improved response to ionizing radiation.

Author details

Irina Valitova¹, Zhihui Yi² and Jonathan Sayago³*

1 Department of Physics and Atmospheric Science, Dalhousie University, Halifax, Nova Scotia, Canada

2 PhDs Network Inc., Toronto, Canada

3 Instituto de Energías Renovables, Universidad Nacional Autónoma de México, Temixco, Morelos, México

*Address all correspondence to: jjsayago@ier.unam.mx

IntechOpen

© 2020 The Author(s). Licensee IntechOpen. This chapter is distributed under the terms of the Creative Commons Attribution License (http://creativecommons.org/licenses/by/3.0), which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
References


[17] Raval HN, Tiwari SP, Navan RR, Rao VR. Determining ionizing radiation


Section 5

The Applications of Microchips
Section 5

The Applications of Microchips
Chapter 7
CMOS Integrated Circuits for Various Optical Applications
Sung Min Park

Abstract
This chapter presents several CMOS integrated circuits (ICs) realized for various optical applications such as high-definition multimedia interface (HDMI), light detection and ranging (LiDAR), and Gigabit Ethernet (GbE). First, 4-channel 10-Gb/s per channel optical transmitter and receiver array chipset implemented in a 0.13-μm CMOS process are introduced to realize a 10-m active optical cable for HDMI 2.1 specifications. Second, a 16-channel optical receiver array chip is realized in a 0.18-μm CMOS technology for LiDAR applications. Third, a 40-GHz voltage-mode mirrored-cascode transimpedance amplifier (MC-TIA) is implemented in a 65-nm CMOS for a feasible 100-GbE application. Even with advanced nano-CMOS technologies, we have suggested novel circuit techniques for optimum performance, such as input data detection (IDD) for low power, feedforward and asymmetric preemphasis for high speed, double-gain feedforward for high gain, selectable equalizer (SEQ) for specific bandwidth, mirrored-cascode for fully differential topology, etc. We believe that these novel circuit techniques help to achieve low-cost, low-power solutions for various optical applications.

Keywords: active optical cables, CMOS, GbE, HDMI, integrated circuits, LiDAR, TIA, VCSEL driver

1. Introduction
Optical fibers provide a number of advantages over copper-based electrical cables, which include widebandwidth, low attenuation, low weight, low electromagnetic interference, low crosstalk between channels, etc. Particularly for high-speed digital interconnects, optical fibers may be the ultimate solution to achieve the desired performance. In this chapter, a few CMOS integrated circuits (ICs) are introduced for various optical applications such as high-definition multimedia interface (HDMI), light detection and ranging (LiDAR), and Gigabit Ethernet (GbE).

Section 2.1 presents 4-channel CMOS transmitter (Tx) and receiver (Rx) chipsets for the applications of 10-Gb/s per channel HDMI active optical cables (AOC). Section 2.2 describes a feedforward voltage-mode CMOS Rx IC for LiDAR applications. Section 2.3 introduces a 40-GHz CMOS Rx IC. Then, conclusion is followed.
Chapter 7

CMOS Integrated Circuits for Various Optical Applications

Sung Min Park

Abstract

This chapter presents several CMOS integrated circuits (ICs) realized for various optical applications such as high-definition multimedia interface (HDMI), light detection and ranging (LiDAR), and Gigabit Ethernet (GbE). First, 4-channel 10-Gb/s per channel optical transmitter and receiver array chipset implemented in a 0.13-μm CMOS process are introduced to realize a 10-m active optical cable for HDMI 2.1 specifications. Second, a 16-channel optical receiver array chip is realized in a 0.18-μm CMOS technology for LiDAR applications. Third, a 40-GHz voltage-mode mirrored-cascode transimpedance amplifier (MC-TIA) is implemented in a 65-nm CMOS for a feasible 100-GbE application. Even with advanced nano-CMOS technologies, we have suggested novel circuit techniques for optimum performance, such as input data detection (IDD) for low power, feedforward and asymmetric preemphasis for high speed, double-gain feedforward for high gain, selectable equalizer (SEQ) for specific bandwidth, mirrored-cascode for fully differential topology, etc. We believe that these novel circuit techniques help to achieve low-cost, low-power solutions for various optical applications.

Keywords: active optical cables, CMOS, GbE, HDMI, integrated circuits, LiDAR, TIA, VCSEL driver

1. Introduction

Optical fibers provide a number of advantages over copper-based electrical cables, which include wide bandwidth, low attenuation, low weight, low electromagnetic interference, low crosstalk between channels, etc. Particularly for high-speed digital interconnects, optical fibers may be the ultimate solution to achieve the desired performance. In this chapter, a few CMOS integrated circuits (ICs) are introduced for various optical applications such as high-definition multimedia interface (HDMI), light detection and ranging (LiDAR), and Gigabit Ethernet (GbE).

Section 2.1 presents 4-channel CMOS transmitter (Tx) and receiver (Rx) chipsets for the applications of 10-Gb/s per channel HDMI active optical cables (AOC). Section 2.2 describes a feedforward voltage-mode CMOS Rx IC for LiDAR applications. Section 2.3 introduces a 40-GHz CMOS Rx IC. Then, conclusion is followed.
2. Circuit description

2.1 CMOS chipsets for HDMI active optical cables

High-performance networking and computing systems mandate high-speed optical interconnects to satisfy the extreme bandwidth requirements [1, 2]. Previously, parallel optical interconnects could provide terabit-per-second data bus in board scale [1] and also multi-gigabit-per-second data transport for mega-cloud systems, reaching a 100-m distance [2]. We have recently demonstrated active optical cables specified by HDMI 2.0 standard for true 4K video at 60-Hz resolution for 10-m distance, where 4-channel CMOS Tx and Rx chipsets were integrated on a printed circuit board (PCB) with pluggable connectors at its both ends to transport data via plastic optical fibers (POF) [3]. POF is well known for its benefits over costly glass optical fibers such as low cost, lightweight, resilient to bending, etc. [4]. In this section, we demonstrate a 10-m AOC utilizing graded-index POF with −60-dB/km loss characteristics that equips 4-channel CMOS transmitter and receiver chipsets to support HDMI 2.1 specification, i.e., true 8 Mpixel/60 fps display with no data encoding or compression. For this purpose, it is necessary to align optical devices, optical subassembly, and POF precisely within the tolerance range of ±10 μm.

Figure 1 shows the block diagram of the 4-channel optical ICs, where a 4-channel Tx and Rx chipsets are separately integrated with optical devices. Here, we have employed a number of circuit techniques to optimize the performance, which include feedforward preemphasis at Tx for high-speed operations; input data detection (IDD) for automatic turning off each vertical-cavity surface-emitting laser (VCSEL) diode during its idle time to lower current consumption; double-gain feedforward transimpedance amplifier (TIA) for high gain; selective equalizer for either 6 or 10 Gb/s, depending upon desired HDMI specification; and photodiode...
2. Circuit description

2.1 CMOS chipsets for HDMI active optical cables

High-performance networking and computing systems mandate high-speed optical interconnects to satisfy the extreme bandwidth requirements [1, 2]. Previously, parallel optical interconnects could provide terabit-per-second data bus in board scale [1] and also multi-gigabit-per-second data transport for mega-cloud systems, reaching a 100-m distance [2]. We have recently demonstrated active optical cables specified by HDMI 2.0 standard for true 4K video at 60-Hz resolution for 10-m distance, where 4-channel CMOS Tx and Rx chipsets were integrated on a printed circuit board (PCB) with pluggable connectors at its both ends to transport data via plastic optical fibers (POF) [3]. POF is well known for its benefits over costly glass optical fibers such as low cost, lightweight, resilient to bending, etc. [4].

In this section, we demonstrate a 10-m AOC utilizing graded-index POF with \( \leq \frac{60}{10} \text{dB/km} \) loss characteristics that equips 4-channel CMOS transmitter and receiver chipsets to support HDMI 2.1 specification, i.e., true 8 Mpixel/60 fps display with no data encoding or compression. For this purpose, it is necessary to align optical devices, optical subassembly, and POF precisely within the tolerance range of \( \leq 10 \mu m \).

Figure 1 shows the block diagram of the 4-channel optical ICs, where a 4-channel Tx and Rx chipsets are separately integrated with optical devices. Here, we have employed a number of circuit techniques to optimize the performance, which include feedforward preemphasis at Tx for high-speed operations; input data detection (IDD) for automatic turning off each vertical-cavity surface-emitting laser (VCSEL) diode during its idle time to lower current consumption; double-gain feedforward transimpedance amplifier (TIA) for high gain; selective equalizer for either 6 or 10 Gb/s, depending upon desired HDMI specification; and photodiode monitor for checking if each photodiode emits appropriate photocurrents to the 4-channel Rx array chip.

2.1.1 Optical power budget

There are various sources of coupling loss occurred in its optical alignment. For example, 3-dB coupling loss occurs at the interface of a VCSEL diode to prism due to 50% coupling efficiency, whereas 1-dB coupling loss occurs at the interface of a photodiode to prism [5]. The optimal pitch between VCSEL diodes and photodiodes was carefully selected to be \( 400 \mu m \) to prevent extra coupling loss from misalignment.

Meanwhile, the low-cost POF shows \(-60\text{-dB/km} \) attenuation, resulting in 1-dB loss. Also, the thermal loss of a VCSEL diode is typically \( 2 \text{ dB at 70}\degree\text{C} \). Hence, the optical power budget is set to 10 dB including 3-dB additional margin, which leads to the feasible assumption of 0-dBm Tx power and \(-10 \text{-dBm} \) Rx sensitivity.

2.1.2 VCSEL driver

Figure 2 shows the schematic diagram of a 10-Gb/s VCSEL driver that consists of a main driver, a pre-driver, an EQ, and an input buffer. The main driver operates with two current sources, i.e., the bias current \( (I_{\text{BIAS}}) \) and the modulation current \( (I_{\text{MOD}}) \). When \( M_{\text{SN}} \) in the main driver is turned off, the current sum \( (I_{\text{BIAS}}+I_{\text{MOD}}) \) flows through the VCSEL diode. When \( M_{\text{SN}} \) is on, only \( I_{\text{BIAS}} \) is supplied to the VCSEL diode. The feedforward preemphasis is conducted by using a capacitor \( (C_{\text{FF}}) \) to alleviate the distortion effects of the output waveforms from the bond-wire inductance and the parasitic capacitance of a VCSEL diode. Simulations confirm 19.2% faster rising time in the output waveforms.

Considering the device reliability of VCSEL diodes, it is not clever to keep \( I_{\text{BIAS}} \) to flow continuously through the array chip because it will rise the device
temperature and thus the slope efficiency and expectant life period of VCSEL diodes will be severely deteriorated. Hence, input data detection circuit can be employed to avoid the superfluous current flow by turning off VCSEL diodes when no input signal transitions occur. Only with the emergence of input data, IDD detects the data transition and generates an average DC voltage, i.e., 3.3 V in this work through an active low-pass filter (LPF).

Then, this DC voltage turns on the two current sources in the main driver. Certainly, the turn-on delay of the current sources should be shorter than the signal delay from the main driver input.

**Figure 3** shows the chip microphotograph of the 4-channel VCSEL driver array realized in a 0.13-μm CMOS process, where the chip core of each channel occupies the area of 350 × 250 μm². Each channel dissipates 21.25 mA (max.), in which the main driver consumes 11.6 mA.

**Figure 4** demonstrates the optically measured output eye diagrams at 10 Gb/s with a 10-m POF connected to a digital communication analyzer (DCA Agilent 861150D), where it is clearly seen that there is no overlap area of 0.6-UI optical mask condition.

**Table 1** compares the performance of the 4-channel Tx array chip with prior arts, in which only this work provides the measured optical magnitude amplitude (OMA) with a 10-m attached.

### 2.1.3 Voltage-mode CMOS feedforward TIA

Typically, the front end of an optical Rx comprises a photodiode and a TIA that converts the incoming current signals from the photodiode into output voltages. For optimum performance, TIA is usually required to achieve high transimpedance gain, wide bandwidth, low noise, and low power consumption.

*Figure 3.*
*Chip microphotograph of the 4-channel VCSEL driver array.*
To this end, we have developed a double-gain feedforward TIA, also known as the voltage-mode CMOS feedforward (VCF) TIA. Figure 5 shows the schematic diagram that consists of the VCF input stage with DC offset current cancelation scheme, a single-to-differential converter, a selectable equalizer (EQ), an output buffer (OB), and a photodiode monitor. The double-gain feedforward input stage merges an inverter with a feedback resistor and a common-source amplifier.
together so that the transimpedance gain can be twice higher than a conventional inverter input stage. A two-stage EQ is followed not only to extend the bandwidth but also to select the operation speed to be either 6 Gb/s or 10 Gb/s with respect to the HDMI specification. With the switch 1 (SW1) turned on, the bandwidth is extended to 6 GHz for 10-Gb/s operations with a slight gain peaking. With the switch 2 (SW2) turned on, the bandwidth shrinks to 4 GHz for 6-Gb/s operations.

As for monitoring the input signal strength, the received signal strength indicator (RSSI) is utilized with an external resistor. However, a multichannel Rx array chip mandates the same number of external resistors for RSSI, which complicates the PCB assembly. Therefore, we suggest a simple PMOS current mirror circuit that generates an average DC voltage via only one fixed external resistor, thereby detecting the photodiode failure easily.

**Figure 6** shows the chip microphotograph of the 4-channel Rx array chip realized in a 0.13-μm CMOS process, where the core of each channel occupies an area of 400 × 150 μm². Each channel consumes 21.2 mA, in which the OB dissipates 8.2 mA. For optical measurements, we have utilized a 4-channel GaAs p-i-n photodiode array that provides 0.6-A/W responsivity.

**Figure 7** demonstrates the optically measured output eye diagrams of the 4-channel Rx array chip at the digital oscilloscope (Agilent DSA-X 92004A) via a 10-m POF, which was driven by a pulse pattern generator (Agilent ParBERT 81250) with 2^31−1 PRBS differential input swings of 800 mV_{pp} at different data rates of 5 Gb/s, 6.25 Gb/s, 8 Gb/s, and 10 Gb/s, respectively. When the SW1 was turned on, it obtained wide and clean eyes up to 10 Gb/s. Otherwise, the highest achievable data rate was 6.25 Gb/s, where the total jitter was measured to be 34.5 ps_{pp}. Also, the bit error rate (BER) of the 4-channel Rx array chip was measured by utilizing an error detector (Agilent ParBERT 81250-N4873A). With a 10-m POF attached, the
sensitivity of the 4-channel Rx array chip was measured to be -10.4 dBm for $10^{-12}$ BER at 10-Gb/s data rates.

Table 2 compares the performance of the 4-channel Rx array chip with prior arts, in which it should be noted that this work provides the measured optical sensitivity with a 10-m attached.

### 2.2 CMOS Rx IC for LiDAR

Light detection and ranging systems utilize laser pulses to detect surrounding targets efficiently and thus to characterize the scene in three-dimensional images [15, 16]. Therefore, LiDARs can be exploited to various applications such as unmanned vehicles to recognize pedestrians, driving lanes, natural objects, other vehicles, etc. For obtaining high-resolution images, a linear-mode LiDAR sensor with a multichannel optical Rx array can be an effective solution because the Rx
array not only improves the object detection rate but also reduces the confusion matrix of point classification [17].

Figure 8 shows the simplified block diagram of the front-end circuitry in a typical linear-mode LiDAR sensor, which consists of a multichannel TIA array and a time-to-digital converter (TDC). As a photodetector, avalanche photodiodes (APDs) are exploited to acquire the detection range up to several tens of meters [18–21].

However, APDs need very high bias voltages of 50–200 V, thereby requiring overcurrent protection circuitry to avoid device saturation or damage. In this work, we have utilized an InGaAs p-i-n photodiode with 0.9-A/W responsivity biased with a low supply voltage of 5 V.

As a TIA, the most popular configuration has been a voltage-mode inverter with a feedback resistor. But, this inverter TIA has an inherent design trade-off between transimpedance gain and bandwidth, which may lead to considerable noise increase and sensitivity degradation [22]. Therefore, we have employed the

<table>
<thead>
<tr>
<th>Parameters</th>
<th>[11]</th>
<th>[12]</th>
<th>[13]</th>
<th>[14]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS [nm]</td>
<td>130</td>
<td>180</td>
<td>65</td>
<td>65</td>
<td>130</td>
</tr>
<tr>
<td>Data rate [Gb/s]</td>
<td>10</td>
<td>10</td>
<td>12</td>
<td>18</td>
<td>10</td>
</tr>
<tr>
<td>Channels</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>VDD [V]</td>
<td>1.5</td>
<td>1.8</td>
<td>1.2</td>
<td>1.2</td>
<td>1.2</td>
</tr>
<tr>
<td>Cpd [pF]</td>
<td>0.25</td>
<td>0.2</td>
<td>0.05</td>
<td>Integrated</td>
<td>0.25</td>
</tr>
<tr>
<td>TZ gain [dBΩ]</td>
<td>50</td>
<td>68.3</td>
<td>–</td>
<td>102</td>
<td>56.7</td>
</tr>
<tr>
<td>BW [GHz]</td>
<td>7.0</td>
<td>7.0</td>
<td>3.5</td>
<td>12.5</td>
<td>6.0</td>
</tr>
<tr>
<td>Sensitivity for 10⁻¹² BER [dBm]</td>
<td>–12.4*</td>
<td>–19</td>
<td>–16.8</td>
<td>–4.9</td>
<td>–10.4*</td>
</tr>
<tr>
<td>Power dissip. [mW]</td>
<td>7.5^A</td>
<td>81</td>
<td>23</td>
<td>48</td>
<td>25.4</td>
</tr>
<tr>
<td>Energy efficiency [pJ/b]</td>
<td>0.75^A</td>
<td>8.1</td>
<td>1.92</td>
<td>2.7</td>
<td>2.54</td>
</tr>
<tr>
<td>Core area [mm²]</td>
<td>0.016^A</td>
<td>0.78</td>
<td>0.12</td>
<td>0.23</td>
<td>0.06</td>
</tr>
</tbody>
</table>

*Measured with a 10-m POF attached.
**Electrically estimated.
^A Single-ended TIA input stage only.

Table 2.
Performance summary of the 4-channel Rx array chip with prior arts.

Figure 8.
Simplified block diagram of a typical LiDAR system.
VCF-TIA in this work, hence clearly detecting the targets of 5% reflection rate within the range of 0.5–25 m.

2.2.1 Overview of linear-mode LiDAR sensor

The linear-mode LiDAR sensor emits optical laser pulses with 4-ns pulse width from a 1550-nm pulsed erbium fiber laser with the average power of 0.34–1.4 W and at the rate of 25 kHz. Also, a beam spread with the fan angle of 15° and the line intensity uniformity of less than 10% is utilized to transform laser beams into straight lines in far field. As a target, a 1 × 1 m² black panel of which reflection rate is only 5% is utilized. In the Rx module, a 16-channel VCF-TIA array chip is wire bonded to a 16-channel InGaAs p-i-n photodiode array (Hamamatsu G7150-16) on an FR4 PC board.

2.2.2 VCF-TIA

TIA design for LiDAR sensors mandates wide-range transimpedance gain, i.e., high gain to detect the minimum input pulses for long-range detection versus low gain for short-range detection, wide bandwidth to recover the reflected narrow pulses, low noise for weak signal detection, and low power dissipation per channel to guarantee the reliability of multichannel Rx chips. Figure 9 depicts the schematic diagram of the VCF-TIA, which comprises the VCF input stage for current-to-voltage conversion, a low-pass filter for single-to-differential conversion, a differential gain stage for gain boosting, and an OB for 50-Ω impedance matching. First, the small-signal analysis shows that the input resistance and the mid-band transimpedance gain \(Z_T\) of the VCF input stage are given by

\[
R = \frac{v}{i} = \left(\frac{1 + \sum_{k} g_m R_o}{\sum_{k} g_m R_o}ight) \approx \frac{1 + (3R_f/R_o)}{g_m + g_m' + g_m''} \approx \frac{1}{g_m + g_m' + g_m''}
\]

(1)

Figure 9.
Schematic diagram of the VCF-TIA.
\[
Z_T = \frac{v_{out}}{i_{in}} = \frac{1}{\frac{1}{R_f} + \left(\frac{g_{m1} + g_{m2} + g_{m3}}{g_{m2}}\right)} \approx -R_f
\] (2)

where \(R_f\) is the feedback resistance, the load resistance \((R_L)\) is assumed to be very large, and \(g_{m(i+1-3)}\) and \(v_{ol(i+1-3)}\) represent the transconductance and the output resistance of a transistor \(M_{i(i+1-3)}\), respectively.

It is clearly seen that the input resistance \((R_{in})\) can be lowered by increasing \(g_m\) and thus \(R_f\) can be enlarged twice higher than in a conventional inverter TIA, so that the transimpedance gain can be doubled.

Second, the bandwidth \((f_{-3dB})\) of the VCF input stage is largely determined by the time constant \((\tau_3)\) at the gate of \(M_3\) because the input time constant \((\tau_{in})\) can be non-dominant by the boosted \(g_m\) and the output time constant \((\tau_{out})\) can be negligible due to the small drain-bulk capacitances. Therefore, the bandwidth is given by

\[
f_{-3dB} = \frac{1}{2\pi(\tau + \tau_3 + \tau_{out})} \approx \frac{1}{2\pi\tau_3} \frac{1}{2\pi R_f \left[ C_{gds} + C_{gs3} \left( g_{m1} + g_{m2} + g_{m3}\right) R_f \right]} \] (3)

where \(R_f\) is the series resistance at the gate of \(M_3\) and \(C_{gs3}\) and \(C_{gs3}\) represent the capacitances of the feedforward transistor \((M_3)\).

Third, the input-referred equivalent noise current spectral density of the VCF input stage is given by

\[
i_{eq}^2 \approx i_{rf}^2 + \left(\frac{1}{R_f} + sC_T\right) \left[ i_{d1}^2 + i_{d2}^2 + \left(\frac{i_{d3}^2 + i_{RL}^2}{g_{m3}^2}\right) \right] + v_{Rg}^2
\] \[
\approx \frac{4kT}{R_f} + 4kT \left[ \Gamma \left( \frac{1}{g_{m1}} + \frac{1}{g_{m2}} + \frac{1}{g_{m3}} \right) + R_g \right] \cdot (\alpha C_T)^2
\] (4)

where \(k\) is the Boltzmann’s constant, \(T\) is the absolute temperature, \(\Gamma\) is the noise factor of a MOSFET, and \(i_{rf}, i_{RL}, \) and \(i_{d(i+1-3)}\) represent the thermal noise current spectral densities of \(R_f, R_L, \) and \(M_{i(i+1-3)}\), respectively. \(v_{Rg}\) is the thermal noise voltage spectral density of \(R_g\), and \(C_T \left(=C_{pd} + C_{in}\right)\) is the total input capacitance of the VCF input stage that consists of the photodiode capacitance \((C_{pd})\) and the input parasitic capacitance \((C_{in})\) of the VCF input stage. It is clearly seen that the critical factors to determine the high-frequency noise are \(R_f, g_m, \) and \(R_g\). Increasing \(R_f\) boosts the transimpedance gain and lowers the low-frequency noise, while decreasing \(R_g\) not only reduces the high-frequency noise but also extends the bandwidth. The values of \(g_m\) should be judiciously selected to optimize the design trade-off between input resistance, bandwidth, and high-frequency noise.

Meanwhile, the VCF-TIA equips the function of overcurrent signal detection because the unexpected situations of overcurrent signals may often occur on real roads such as collisions with pedestrians and other cars. Therefore, all the 16 channels of the VCF-TIA array chip exploit automatic gain control (AGC) scheme to avoid the potential danger that consists of 4 NMOS switches with series resistors. This four-level gain control is satisfactory to accommodate the input photocurrents from \(1 \mu\text{A}_{pp}\) to \(1.1 \text{mA}_{pp}\). All the switches are closed simultaneously with a control voltage \((V_{cont})\) larger than 0.65 V which corresponds to \(800 \mu\text{A}_{pp}\) input currents. For a larger current, the VCF-TIA output would be saturated.

Test chips of the 16-channel VCF-TIA array were realized in a 0.18-\(\mu\text{m}\) CMOS process. Figure 10 shows the test setup for the linear-mode LiDAR sensor, where an infrared camera was also used to capture black and white images for the target distance of 2, 5, 15, and 25 m, respectively.
The distance (R) between a target and the pulsed erbium fiber laser is estimated by

\[ R = \frac{c \times t_{ns}}{2} = 0.15 \times t_{ns} \]  

(5)

where \( c \) is the speed of light and \( t_{ns} \) is the round-trip time [15].

Figure 11 demonstrates the recovered output pulses with 340-mW average laser power, revealing that the Rx module can detect the target vividly within the range of 25 m.

Figure 12 shows the measured constant output pulses even with the variation of average optical powers from 0.65 W to 1.4 W, where the target is located at 0.5 m away from the laser source.

Figure 13 depicts the measured transimpedance gain, where the maximum value of 76 dBΩ is maintained for small input currents from the minimum detectable current of 1.14 μA\text{pp} to the maximum current of 327 μA\text{pp} with the photodiode responsivity of 0.9 A/W. Also, the minimum transimpedance gain becomes 41 times lower, i.e., 44 dBΩ. Hence, the input dynamic range (DR) defined by the ratio of the maximum and minimum detectable input currents times the gain variation, as described in [22], is given by

\[ DR \equiv DR(\text{highgainmode}) \times \text{max gain ratio} = \left( \frac{327}{1.14} \right) \times (41) = 11,760 \]  

(6)

2.3 High-speed CMOS receiver ICs

Recently, 100-Gigabit Ethernet (100 GbE) systems have received a great deal of attention [23]. Although quad 25-Gb/s per channel circuits can be a feasible solution in practice, there is still a need to increase the per channel bandwidth further so that a single-channel 100-Gb/s operation can be ultimately realized.

Previously, a number of high-speed TIAs have been introduced, in which the single-ended shunt-feedback topology was mostly preferred to achieve high sensitivity and low power consumption [24]. However, the single-ended circuit is vulnerable to common-mode noises occurred from power supply rails and silicon substrate, which might be detrimental in a 4-channel 25-Gb/s/ch optical Rx array chip for the applications of 100-GbE systems. Therefore, differential architecture is strongly desired even at the TIA input stage in order to reduce common-mode noise effects.
noises. In [25], two photodiodes were utilized to construct a fully differential TIA, which successfully alleviated the effects of the coupled common-mode noises. Yet, it was costly and rendered the PC board design complicated especially in the case of multichannel parallel interconnects. Alternatively, pseudo-differential structure was suggested, which however mandates either a passive low-pass filter (LPF) or a dummy TIA as a replica circuit [26]. The former cannot provide fully differential signaling without the following differential amplifier stages after the LPF, which certainly increases chip area and power consumption. The latter can hardly remove the DC offset between the TIA core and the dummy, let alone the increase of power consumption. Recently, we have presented a fully differential modified regulated cascode TIA in [27]. Yet, it suffered inherent noise degradation because of the current-mode common-gate input configuration.

In this chapter, a novel mirrored-cascode (MC) input configuration is introduced to overcome all these shortcomings, in which the NMOS cascode amplifier with a resistive feedback generates negative output voltages while its mirrored-cascode circuit via an AC-coupling capacitor yields positive counterparts. Since the MC input configuration shares the basic topology of a typical cascode TIA, it can provide an inherent advantage of noise performance over current-mode configurations such as a common-gate TIA [28], a regulated cascode TIA [29], and a current mirror TIA [30].
noises. In [25], two photodiodes were utilized to construct a fully differential TIA, which successfully alleviated the effects of the coupled common-mode noises. Yet, it was costly and rendered the PC board design complicated especially in the case of multichannel parallel interconnects. Alternatively, pseudo-differential structure was suggested, which however mandates either a passive low-pass filter (LPF) or a dummy TIA as a replica circuit [26]. The former cannot provide fully differential signaling without the following differential amplifier stages after the LPF, which certainly increases chip area and power consumption. The latter can hardly remove the DC offset between the TIA core and the dummy, let alone the increase of power consumption. Recently, we have presented a fully differential modified regulated cascode TIA in [27]. Yet, it suffered inherent noise degradation because of the current-mode common-gate input configuration.

In this chapter, a novel mirrored-cascode (MC) input configuration is introduced to overcome all these shortcomings, in which the NMOS cascode amplifier with a resistive feedback generates negative output voltages while its mirrored-cascode circuit via an AC-coupling capacitor yields positive counterparts. Since the MC input configuration shares the basic topology of a typical cascode TIA, it can provide an inherent advantage of noise performance over current-mode configurations such as a common-gate TIA [28], a regulated cascode TIA [29], and a current mirror TIA [30].

Meanwhile, a standard 65-nm CMOS process was utilized to implement the high-speed fully differential mirrored-cascode transimpedance amplifier (MC-TIA) with extensive exploitation of inductive peaking techniques to achieve 40-GHz bandwidth. In particular, asymmetric T-coil transformers were employed owing to their broadband characteristics, thereby reducing silicon area and lowering chip cost [31]. **Figure 14** shows the schematic diagram of the proposed MC-TIA.

### 2.3.1 Mirrored-cascode input configuration

**Figure 15** depicts the simplified schematic diagram of the MC input stage, where the single-ended input current \(i_{pd}\) from a p-i-n photodiode flows into an NMOS cascode stage \((M_1, M_3, R_1,\text{ and } R_{F1})\), giving rise to a negative output voltage \(v_{o1}\). It is noted that the drain voltage of \(M_1\) is almost equal to the inverted gate voltage of \(M_1\). Then, this negative voltage passes through an AC-coupling capacitor \(C_c\), appears at the gate of \(M_2\) as an input signal of the mirrored-cascode stage \((M_2, M_4, R_2,\text{ and } R_{F2})\), and hence generates a positive output voltage \(v_{o2}\) at the drain of \(M_4\). The input resistance of the MC input stage is given by

![Figure 12. Recovered output pulses within 0.5 m.](image-url)
where $g_{m1}$ is the transconductance of $M_1$. The mid-band small-signal transimpedance gain at each drain node is given by

$$\frac{v_{o1}}{i_{pd}}(0) = -\frac{g_{m1}R_1R_F}{1 + g_{m1}R_1} \approx -R_F$$

$$\frac{v_{o2}}{i_{pd}}(0) = \frac{g_{m1}(g_{m2}R_2)R_F}{(1 + g_{m1}R_1)g_{m3}} \approx R_F$$

Figure 13.
Measured transimpedance gain with AGC.

Figure 14.
Schematic diagram of the MC-TIA.
where \( g_{m(i=1-3)} \) is the transconductance of \( M_i(i=1-3) \).

The intrinsic output resistance \( (r_o) \) and the bulk transconductance \( (g_{mb}) \) of MOSFETs are omitted for simplicity. Provided that \( g_{m2} = g_{m3} \), the transimpedance gain of both outputs would be the same as \( R_{F1} \).

The equivalent noise current spectral density is given by

\[
\frac{i_{\text{eq}}^2}{T} \approx \frac{i_{\text{RF1}}^2}{g_{m1}} + \frac{1}{g_{m1}^2} \left[ \frac{\dot{i}_{d1}^2 + \dot{i}_{R1}^2 + \dot{i}_{RF2}^2}{\dot{i}_{\text{RF1}}^2 + \dot{i}_{\text{RF2}}^2} \right] \frac{4kT}{R_{F1}} + \frac{4kT}{g_{m1}^2 R_{F1}^2} + \frac{4kT}{g_{m1} R_{F1} R_{F2}} \]

\[
\left( \frac{g_{m2}^2 R_{F2}^2 + g_{m1}^2 g_{m2} R_{F2}^2}{\dot{i}_{\text{RF1}}^2} \right) \frac{4kT}{g_{m1}} (9)
\]

where \( C_{in1} \) represents the parasitic capacitance of \( M_1 \), i.e., \( C_{in1} = C_{gs1} + 2C_{gd1} \).

Hence, it is clearly seen that the noise current spectral density of the MC input stage would be almost the same as that of an NMOS cascode input stage and certainly reduced by increasing \( g_{m2} (=g_{m1}) \).

2.3.2 Measured results

Test chips of the MC-TIA were fabricated in a standard 65-nm CMOS technology. Figure 16 shows the chip microphotograph where the chip core occupies the
area of $0.9 \times 0.67 \text{ mm}^2$ including I/O pads. DC measurements reveal that the MC-TIA dissipates 55.2 mW (including the OB) from a single 1.2-V supply.

**Figure 17** demonstrates the measured frequency response of the MC-TIA, where the differential transimpedance gain of 54 dB and the $-3$-dB bandwidth of $40 \text{ GHz}$ were measured with the gain flatness of $\pm 1 \text{ dB}$. Also, the input impedance of the MC-TIA was measured to be in the range of $30$–$80 \Omega$ within the bandwidth. The group delay variations of the MC-TIA were measured to be within $\pm 10 \text{ ps}$. The single-ended integrated output noise voltage ($1.42 \text{ mVRms}$) of the MC-TIA was measured by using Agilent DCA 86100D oscilloscope in the absence of input signals [27, 29, 32].

![Chip microphotograph of the MC-TIA.](image)

**Figure 16.**
*Chip microphotograph of the MC-TIA.*

![Measured frequency response of the MC-TIA.](image)

**Figure 17.**
*Measured frequency response of the MC-TIA.*
Considering the inherent oscilloscope noise of 1.01 mVrms, the integrated input-referred noise current of the MC-TIA is given by

\[
I_{n,in} = \frac{2\sqrt{(1.42 \text{ mV})^2 - (1.01 \text{ mV})^2}}{54 \text{ dB}\Omega} = 3.984 \mu\text{A}_{\text{rms}}
\] (10)

Then, the average input-referred noise current spectral density is given by

\[
I_{n,in,avg} = \frac{I_{n,in}}{\sqrt{BW}} = 19.9 \text{ pA/}\sqrt{\text{Hz}},
\] (11)

which corresponds to the optical sensitivity of –13 dBm for 10^{-12} bit error rate with 0.6-A/W photodiode responsivity.

The eye diagrams of the MC-TIA were measured by utilizing RF probes and Anritsu MP1800A signal analyzer, of which operation speeds were limited to 32 Gb/s. It should be noted that the output voltage levels were measured with 50-\Omega termination that caused 6-dB loss during the measurements.

Figure 18.
Measured eye diagrams of the MC-TIA (a) with 1.5 mA_{pp} and (b) 100 \mu A_{pp} input currents, respectively.
Figure 18(a) demonstrates the measured eye diagrams with 1.5 mA_{PP} 2^{15}-1 PRBS inputs at different data rates of 25 Gb/s and 32 Gb/s, respectively. It is clearly seen that the output voltage levels of larger than 210 mV_{pp} were measured with 50-Ω loads with the input currents of 1.5 mA_{pp}. The differential voltage swings of the MC-TIA were measured to be 236 mV_{pp} and 224 mV_{pp} (with less than 5.1% mismatch) at 25-Gb/s operations and 211 mV_{pp} and 198 mV_{pp} (with less than 6.2% mismatch) for 32-Gb/s operations. For both cases, delay mismatch at the differential outputs were measured to be less than 2 ps. Figure 18(b) demonstrates the measured eye diagrams with 100 μA_{pp} 2^{15}-1 PRBS inputs, where the voltage swings of 7.91 mV_{pp} and 8.23 mV_{pp} (with less than 4% mismatch) were achieved for differential outputs at 32-Gb/s operations. Even in this case, delay mismatch at the differential outputs was measured to be less than 2 ps.

Table 3 summarizes the performance of the MC-TIA with the previously reported CMOS TIAs, showing a low-noise low-power fully differential solution for 100-GbE applications.

### Table 3

<table>
<thead>
<tr>
<th>Parameters</th>
<th>[24]</th>
<th>[34]</th>
<th>[33]</th>
<th>[32]</th>
<th>[30]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS [nm]</td>
<td>45 SOI</td>
<td>65</td>
<td>65</td>
<td>65</td>
<td>65</td>
<td>65</td>
</tr>
<tr>
<td>Architecture</td>
<td>INV (single)</td>
<td>SF (single)</td>
<td>RGC (single)</td>
<td>RGC+PA (single)</td>
<td>DMF (diff.)</td>
<td>MC (diff.)</td>
</tr>
<tr>
<td>V_{DD} [V]</td>
<td>1.0</td>
<td>1.6/2.2</td>
<td>1.2</td>
<td>1.0/3.3</td>
<td>1.2</td>
<td>1.2</td>
</tr>
<tr>
<td>BW [GHz]</td>
<td>30</td>
<td>40</td>
<td>21.6</td>
<td>21.4</td>
<td>50</td>
<td>40</td>
</tr>
<tr>
<td>PD cap. [pF]</td>
<td>60</td>
<td>40</td>
<td>200</td>
<td>N/A</td>
<td>50</td>
<td>50</td>
</tr>
<tr>
<td>TZ gain [dBΩ]</td>
<td>55</td>
<td>55</td>
<td>46.7</td>
<td>76.8</td>
<td>52</td>
<td>54</td>
</tr>
<tr>
<td>Noise current spectral density [pA/√Hz]</td>
<td>20.47</td>
<td>20.47</td>
<td>30</td>
<td>17.77</td>
<td>22.42</td>
<td>19.8</td>
</tr>
<tr>
<td>GD variation [ps]</td>
<td>±3.9</td>
<td>±32</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
<td>±10</td>
</tr>
<tr>
<td>Power dissip. [mW]</td>
<td>9</td>
<td>122</td>
<td>39.9</td>
<td>137.5</td>
<td>49.2</td>
<td>55.2</td>
</tr>
<tr>
<td>Chip size [mm²]</td>
<td>0.29</td>
<td>0.54</td>
<td>0.56</td>
<td>0.32</td>
<td>0.96</td>
<td>0.6</td>
</tr>
</tbody>
</table>

*INV, inverter; SF, source follower; RGC, regulated cascode; PA, post amplifier; DMF, dual-mode feedforward; single, single-ended; diff., differential; PD cap., photodiode capacitance.

**Bold:** Table 3 summarizes the performance of the MC-TIA with the previously reported CMOS TIAs, showing a low-noise low-power fully differential solution for 100-GbE applications.

3. Conclusions

We have demonstrated a number of CMOS integrated circuits for various optical applications, which included 4-channel 10-Gb/s/ch Tx and Rx array chipsets for HDMI active optical cables, 16-channel TIA array chip for 0.5–25 m range detection LiDAR, and 40-GHz TIA chip for 100 GbE. Even with advanced nano-CMOS technologies, we have proposed and exploited several novel circuit techniques for their optimum performance, such as input data detection for low power, feedforward and asymmetric preemphasis for high speed, double-gain feedforward for high gain, selectable equalizer for specific bandwidth, mirrored-cascode for fully differential topology, etc. We believe that the continuous introduction of novel circuit techniques is very crucial and necessary to develop low-cost CMOS ICs for various optical applications.
Figure 18(a) demonstrates the measured eye diagrams with 1.5 mApp 2^15-1 PRBS inputs at different data rates of 25 Gb/s and 32 Gb/s, respectively. It is clearly seen that the output voltage levels of larger than 210 mVpp were measured with 50-Ω loads with the input currents of 1.5 mApp. The differential voltage swings of the MC-TIA were measured to be 236 mVpp and 224 mVpp (with less than 5.1% mismatch) at 25-Gb/s operations and 211 mVpp and 198 mVpp (with less than 6.2% mismatch) for 32-Gb/s operations. For both cases, delay mismatch at the differential outputs were measured to be less than 2 ps.

Figure 18(b) demonstrates the measured eye diagrams with 100 μApp 2^15-1 PRBS inputs, where the voltage swings of 7.91 mVpp and 8.23 mVpp (with less than 4% mismatch) were achieved for differential outputs at 32-Gb/s operations. Even in this case, delay mismatch at the differential outputs was measured to be less than 2 ps.

Table 3 summarizes the performance of the MC-TIA with the previously reported CMOS TIAs.

3. Conclusions

We have demonstrated a number of CMOS integrated circuits for various optical applications, which included 4-channel 10-Gb/s/ch Tx and Rx array chipsets for HDMI active optical cables, 16-channel TIA array chip for 0.5 – 25 m range detection LiDAR, and 40-GHz TIA chip for 100 GbE. Even with advanced nano-CMOS technologies, we have proposed and exploited several novel circuit techniques for their optimum performance, such as input data detection for low power, feedforward and asymmetric preemphasis for high speed, double-gain feedforward for high gain, selectable equalizer for specific bandwidth, mirrored-cascode for fully differential topology, etc. We believe that the continuous introduction of novel circuit techniques is very crucial and necessary to develop low-cost CMOS ICs for various optical applications.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>[24]</th>
<th>[34]</th>
<th>[33]</th>
<th>[32]</th>
<th>This work</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMOS [nm]</td>
<td>45 SOI</td>
<td>65</td>
<td>65</td>
<td>65</td>
<td>65</td>
</tr>
<tr>
<td>Architecture</td>
<td>INV (single)</td>
<td>SF (single)</td>
<td>RGC (single)</td>
<td>RGC+PA (single)</td>
<td>DMF (diff.)</td>
</tr>
<tr>
<td>VDD [V]</td>
<td>1.0</td>
<td>1.6/2.2</td>
<td>1.2</td>
<td>1.0/3.3</td>
<td>1.2</td>
</tr>
<tr>
<td>BW [GHz]</td>
<td>30</td>
<td>40</td>
<td>21.6</td>
<td>21.4</td>
<td>50</td>
</tr>
<tr>
<td>PD cap. [fF]</td>
<td>60</td>
<td>40</td>
<td>200</td>
<td>N/A</td>
<td>50</td>
</tr>
<tr>
<td>TZ gain [dB]</td>
<td>55</td>
<td>55</td>
<td>46.7</td>
<td>76.8</td>
<td>52</td>
</tr>
<tr>
<td>Noise current spectral density [pA/√Hz]</td>
<td>20.47</td>
<td>12.5</td>
<td>30</td>
<td>17.77</td>
<td>22.42</td>
</tr>
<tr>
<td>GD variation [ps]/C6</td>
<td>3.9</td>
<td>3.9</td>
<td>N/A</td>
<td>N/A</td>
<td>N/A</td>
</tr>
<tr>
<td>Power dissip. [mW]</td>
<td>9</td>
<td>122</td>
<td>39.9</td>
<td>137.5</td>
<td>49.2</td>
</tr>
<tr>
<td>Chip size [mm²]</td>
<td>0.29</td>
<td>0.54</td>
<td>0.56</td>
<td>0.32</td>
<td>0.96</td>
</tr>
</tbody>
</table>

*INV, inverter; SF, source follower; RGC, regulated cascode; PA, post amplifier; DMF, dual-mode feedforward; single, single-ended; diff., differential; PD cap., photodiode capacitance.

Bold: Table 3 summarizes the performance of the MC-TIA with the previously reported CMOS TIAs, showing a low-noise low-power fully differential solution for 100-GbE applications.
References


[33] Bashiri S, Plett C, Aguirre J, Schvan P. A 40 Gb/s transimpedance

Abstract

Spin-orbit torque magnetic random-access memory (SOT-MRAM) has shown promising potential to realize reliable, high-speed and energy-efficient on-chip memory. However, conventional SOT-MRAM requires two access transistors per cell. This limits the use of conventional SOT-MRAM in high-density memories. Thus, various architectures in the literature have been proposed to improve the area efficiency of the SOT-MRAM. In this chapter, these proposals are divided into two categories: non-diode-based SOT-MRAM and diode-based SOT-MRAM cells. The non-diode-based proposals may result in a 1-bit effective area saving up to 50% compared to the conventional SOT-MRAM, whereas the diode-based designs may result in 1-bit effective area-saving of up to 75%. However, the area saving may be accompanied by higher energy and reliability issue penalties. Therefore, here, the various proposals in the literature are presented, highlighting the pros and cons of each design. Moreover, the technology requirements to realize these proposals are discussed. Finally, the various designs are evaluated from both cell and system level perspectives.

Keywords: SOT-MRAM, MOM diode, SLC, MLC, MTJ

1. Introduction

In the era of the Internet of things (IoT), ultra-low power and energy-efficient computing become essential. The expected large number of the IoT nodes forces the limitation of their power budget [1]. In particular, for the majority of the IoT nodes that are powered by energy harvesters, their anticipated power budget can be as small as sub $\mu$Watt [1]. Thus, employing nonvolatile (NV) memory in these nodes would aid in reducing their power consumption. This is because leakage power constitutes a significant percentage of the total power consumed due to the long idle durations. Hence, the memory can be power gated, thanks to its nonvolatility, and consequently eliminates its leakage contribution. In addition, IoT nodes powered by energy harvesters may suffer from multiple durations of power discontinuities as a result of using the unreliable power source. Therefore, having NV memory aids to continue the computation from where it’s stopped without restarting every single operation once the power goes down [2], which aids in increasing the overall performance as well. Furthermore, the different modules on these nodes need to be area efficient. Area efficiency aids in decreasing the overall parasitic contribution,
which enhances the performance and energy efficiency. More importantly, the smaller the silicon area consumed by the IoT node, the lower the overall cost. The cost is an important metric for the success of a specific IoT design as it is targeted to have these IoT chips with prices as low as 50 cents. Thus, a combination of improved technologies and circuits is needed to achieve energy- and area-efficient designs.

Emerging devices such as a magnetic tunnel junction (MTJ) may be used to implement a nonvolatile memory, which would be called magnetic random-access memory (MRAM). An MTJ, highlighted in Figure 1, comprises two ferromagnetic (FM) layers separated by a tunneling oxide barrier. One FM layer has a pinned magnetization (i.e. pinned layer (PL)), while the other has a free magnetization (M_F) (i.e. free layer (FL)). Manipulating the direction of the FL to be either parallel (P) or anti-parallel (AP) to the PL magnetization direction determines the electrical resistance state of the MTJ to be either low resistance (R_P) or high resistance (R_AP), respectively. An MTJ offers different benefits like nonvolatility, programmability, high endurance, long state retention time and compatibility with CMOS fabrication flow. Consequently, the MRAM inherits the MTJ advantages, which makes MRAM a standout solution to implement a nonvolatile memory that is suitable to replace or co-exist with these leaky charge-based memories in both on-chip and off-chip memory.

The MRAM can be classified based on the writing technique employed to switch the MTJ resistance state. These techniques, such as field-induced magnetization reversal (FIM) [3], spin-transfer torque (STT) [4, 5], voltage-controlled magnetic anisotropy (VCMA) [6] and spin-orbit torque (SOT) [7-11], result in the different corresponding MRAM types like FIM MRAM, STT MRAM, VCMA MRAM, and SOT MRAM, respectively. FIM requires applying an external magnetic field to program the MTJ, which hinders its scalability and increases its energy consumption, while STT, VCMA, and SOT are known to be highly scalable [9]. STT programming has a common current path for both writing and reading the MTJ, whereby the write current (I_write) must flow through the MTJ directly. This results in higher writing voltage requirements, due to the MTJ high resistance, and device reliability degradation. Similarly, VCMA demands voltage application across the MTJ, which subjects it to reliability issues such as tunnel barrier breakdown. The FIM, STT, and VCMA technologies use the MTJ device independently in its two-terminal form, shown in Figure 1(a). On the other hand, the SOT technology requires placing the MTJ over a heavy metal (HM) electrode from the FL side, which results in a three-terminal device as depicted in Figure 1(b). In SOT technology, a charge current passes through the HM electrode that in return results in spin accumulation in the FL of the MTJ due to the spin-orbit interaction, which assists in the reversal of the FL magnetization to either P or AP state depending on the current direction relative to the FL easy axis. Thus, SOT programming solves

---

**Figure 1.**
(a) Two-terminal MTJ with two magnetization configurations reflects two resistance states depending on the write current direction if STT technology is used. (b) Three terminal SOT-MTJ.
the aforementioned issues [9]. Firstly, it features high energy efficiency due to its low critical current requirements and fast switching speed. In particular, due to the SOT-MRAM high switching speed (i.e. high performance) that can be down to 100 s of ps [12, 13], in addition to its nonvolatility and smaller cell area, it becomes more appealing to replace SRAM in cache memory applications. Secondly, the \( I_{\text{write}} \) flows through the low resistance heavy metal (HM) rather than the MTJ. This improves the device reliability, permits the usage of smaller write voltages, and increases the voltage headroom margin for the write transistor, which relaxes the current source design. Finally, the write and read paths are separated, which leads to a more optimized design as it permits satisfying the contradictory requirements for the access transistors sizing in both read and write modes. In the write mode, larger access transistor is required to supply higher \( I_{\text{write}} \) (at least larger than SOT-MTJ critical switching current), whereas in the read mode, smaller access transistor is required to reduce the read current to avoid read disturbances. Consequently, SOT-MRAM is considered as the most promising MRAM to realize reliable, high speed, and energy-efficient on-chip memory [14, 15].

However, the separation of the read and write paths comes with a penalty of requiring two access transistors per cell to fully isolate both paths of the nonselected cells in the conventional approach of implementing the SOT-MRAM, presented in Figure 2(a). This increases the 1-bit effective area of the conventional SOT-MRAM, which limits its use in high-density memories. Thus, various SOT-MRAM cell designs in the literature have been proposed to improve the area efficiency of the SOT-MRAM. In this chapter, these proposals in the literature are going to be presented, highlighting the advantages and disadvantages of each design. The various proposals are divided into two main categories, which are diode-based and non-diode-based SOT-MRAM. Moreover, the technology requirements to realize these proposals are discussed. Finally, the proposals are evaluated from both cell and system level perspectives.

The chapter is organized as follows: Section 2 presented the nondiode-based SOT-MRAM proposals discussing their operation, pros, and cons. Similarly, the operation, pros, and cons of the various diode-based SOT-MRAMs are illustrated in Section 3. Section 4 evaluates the various diode and non-diode-based SOT-MRAM proposals from both cell and system-level perspectives. Finally, Section 5 provides the concluding remarks.

2. Nondiode-based SOT-MRAM

In this section, the various SOT-MRAM proposals in the literature that do not require employing a diode (or selector) in the cell are presented. Nondiode based SOT-MRAM cells only rely on access transistors for current flow control. Avoiding using diodes offer an advantage of a simpler fabrication process and may achieve higher energy efficiency as lower read voltages may be applied. The nondiode-based SOT-MRAMs in the literature include the conventional single-level cell (SLC) SOT-MRAM, as shown in Figure 2(a), and two multi-level cell (MLC) proposals depicted in Figure 2(c) and (d).

2.1 Conventional SLC SOT-MRAM

The conventional SOT-MRAM, depicted in Figure 2(a), as discussed in various works [14, 15] requires two transistors to access one bit per cell. One of the transistors is used to control the write current flow (i.e. write Tx shown in Figure 2(a)) and the second transistor is required to control the read current flow (i.e. read...
transistor). The two transistors are essential to fully isolate the nonselected bits to avoid nonintentional read and write of these bits when not selected. Furthermore, the existence of a single MTJ per heavy metal (HM) electrode to be programmed for avoiding nonintentional read and write of these bits when not selected. Furthermore, the two transistors are essential to fully isolate the nonselected bits to avoid nonintentional read and write of these bits when not selected. Consequently, the conventional SLC SOT-MRAM design, shown in Figure 2(a), represents the baseline of the energy consumption for the SOT-MRAM. However, the usage of two transistors to access a single bit increases the 1-bit effective area significantly, which is estimated to be 69F\(^2\) using the design rules in [16] that is used in the area estimation throughout this chapter. This limits the application of the conventional SOT-MRAM as it will not be suitable for high-density memory applications. Thus, further SOT-MRAM cells are proposed in the literature to reduce the 1-bit effective area with an expected penalty in the various performance and energy metrics of the SOT-MRAM as discussed in the following sections.

### 2.2 MLC SOT-MRAM

Kim et al. [15] proposed to employ a multi-level cell (MLC) SOT-MRAM instead of the single-level cell (SLC) SOT-MRAM to reduce the 1-bit effective area. In the
MLC memory, each cell comprises two bits (i.e. two MTJs exists per cell) instead of only 1-bit (1 MTJ) in the SLC. This means that the two MTJ resistance combinations should represent four different resistance states instead of only two resistance states in the SLC. In this MLC design, the two bits are accessed by two transistors (i.e. effectively one transistor per bit), which results in an approximately 50% smaller 1-bit effective area compared to conventional SLC SOT-MRAM. However, there is still a margin to improve the 1-bit effective area than their estimated value of 34.5F², using the design rules in [16], as illustrated later in Section 3. Moreover, their two proposed MLC designs, which are known as parallel MLC (P-MLC), shown in Figure 2(c), and series MLC (S-MLC), depicted in Figure 2(d), do suffer from various drawbacks that result in higher energy consumption and reliability issues as discussed below.

2.2.1 Parallel multi-level cell SOT-MRAM (P-MLC SOT-MRAM)

P-MLC, depicted in Figure 2(c), encloses two MTJs in-parallel and both placed side-by-side over a common HM electrode. The main advantage of this cell structure is that the two bits are accessed by two transistors, which results in approximately 50% reduction in the 1-bit effective area. As the two MTJs are placed on the HM, both of the MTJs may be programmed by SOT effect. Writing the two MTJs with identical bits (‘00’ or ‘11’) can be done using only one write pulse with duration following the slower MTJ. However, to write independent bits on the two MTJs (‘01’ or ‘10’), the two MTJs must have different critical currents (Ic) (i.e. the MTJs with smaller Ic switches faster for the same supplied current amplitude). Thereafter, either time-dependent or current-dependent writing [17] can be adopted. In time-dependent writing, a constant write current flows through the HM electrode, where both MTJs are firstly programmed within pulse duration t1, followed by the programming of faster MTJ2 with time t2 (t1 > t2 when t2 is not long enough for MTJ1 to switch), whereas in current-dependent writing, both MTJs are firstly written with larger write current (Iwrite1). Subsequently, the faster MTJ2 is programmed with smaller write current (Iwrite2) (Iwrite1 > Iwrite2 and Iwrite2 is not large enough for MTJ1 to switch).

Releasing the two MTJs with different Ic can be achieved by having different MTJ free layer thickness, dimensions [17], and/or width of underlying electrodes [15]. Therefore, P-MLC manufacturing might be challenging due to this imposed nonuniformity in cell architecture. The imposed different current requirements may result in lower energy efficiency (i.e. additional energy penalty) as one of the MTJs should switch with larger current amplitude compared to the other MTJ (under equivalent switching time assumption), whereas in conventional SLC SOT-MRAM, all the SOT-MTJs consume the same energy (i.e. no enforced rule of using two SOT-MTJs with different Ic). However, this energy penalty can be reduced by having a smaller ΔIc between the two SOT-MTJs, as depicted in Figure 3. The minimum ΔIc (minimum energy penalty) depends on the tolerable switching probability (PSW) of MTJ2 (slower SOT-MTJ) while writing MTJ1, as the smaller the ΔIc, the higher the PSW of MTJ2. It is important to note that in real MRAM chip, the ΔIc should be large enough to accommodate for the different distributions of switching time, switching current, and error rates. This should be chosen carefully by considering the potential variability of critical current (σIc/μIc), which can be as large as 10% [13].

The reading operation is done similarly to the conventional SOT-MRAM, where the sense current or voltage is used to identify the equivalent resistance state. However, it is required to differentiate between four different resistances states unlike the only two states that exist in the conventional SLC. In addition, the
in-parallel configuration of the two MTJs during reading results in a reduced minimum difference between the various resistance states (and consequently reduced read margin compared to in-series configuration and SLC), as the equivalent resistance for two parallel resistances is always smaller than the smallest resistance. For instance, if the parallel configuration resistance \( R_p \) of MTJ1 \( (R_{p1}) = 7 \, \text{k} \Omega \), \( R_p \) of MTJ2 \( (R_{p2}) = 12 \, \text{k} \Omega \), anti-parallel configuration resistance \( R_{ap} \) of MTJ2 \( (R_{ap2}) = 22 \, \text{k} \Omega \), the equivalent resistance for in-parallel MTJs connecting for case1 \( (R_{p1}, R_{p2}) \) is \( R_{tot1} = 4.4 \, \text{k} \Omega \) and for case2 \( (R_{p1}, R_{ap2}) \) is \( R_{tot2} = 5.3 \, \text{k} \Omega \). That results in a minimum resistance difference \( \Delta R_{\text{min}} \) of 0.9 k\( \Omega \) only, while for SLC or even in-series MTJ connection, a larger \( \Delta R_{\text{min}} \) can be achieved. For instance, if the MTJ connected in-series instead of in parallel using the same MTJ resistance values, the \( R_{tot1} \) becomes equal to 19 k\( \Omega \) and \( R_{tot2} = 29 \, \text{k} \Omega \), which results in \( \Delta R_{\text{min}} \) of 10 k\( \Omega \). Consequently, the combination of both MLC scheme and in-parallel connectivity increases the expected BER.

2.2.2 Series multi-level cell SOT-MRAM (S-MLC SOT-MRAM)

S-MLC, shown in Figure 2(d), consists of two in-series MTJs placed over an electrode made of heavy metal. The first MTJ (MTJ1) in contact with the heavy metal electrode can be programmed by SOT effect, whilst the second MTJ (MTJ2) (stacked over MTJ1) must be programmed by conventional spin-transfer torque (STT). Similarly, the main advantage of this proposal is that each cell comprises two bits that are accessed by two transistors. This results in a nearly 50% reduction of the 1-bit effective area compared to conventional SOT-MRAM. In the write operation of S-MLC, MTJ2 must be programmed before MTJ1 to avoid a final state of write disturb failures for MTJ1, which means that the programming for the two MTJs should be serial and cannot be simultaneous. The need for STT in programming MTJ2 results in low energy efficiency as STT programming requires passing current by the high resistance MTJ stack, which demands high writing voltage in addition to the large critical current of STT switching compared to SOT switching. In addition, passing a large current through the MTJ stack reduces the tunnel barrier.
reliability, which jeopardizes one of the main advantages of using SOT-MRAM. The reading operation of the S-MLC is similar to P-MLC. Being an MLC requires the stack to represent four different resistance states. Thus, S-MLC uses MTJs with different cross-sectional dimensions to achieve the four different resistance states, which may result in a complex fabrication process. Furthermore, there is a need to employ low resistance MTJs in the stack to be able to supply enough current to achieve the STT switching. This results in a smaller minimum difference between the four distinct resistance states (i.e. smaller $\Delta R_{\text{min}}$ between the four possible resistances (R11, R10, R01 and R00)). The reduced $\Delta R_{\text{min}}$ minimizes the read margin for the S-MLC memory and thus longer reading delay.

3. Diode-based SOT-MRAM

This section presents the various diode-based or selector-based SOT-MRAM proposals in the literature. These proposals mainly rely on replacing the read transistor (Tx), highlighted in Figure 2(a), by a diode or selector. As the read operation in SOT-MRAM requires mainly a relatively small and unidirectional current, a diode or a selector can successfully satisfy these requirements. The employed diodes are targeted to be nonsilicon-based, and thus, the cell silicon area would have one less transistor, as further explained below. However, employing a diode or selector may come with an energy penalty as larger read voltage may be required to overcome the diode’s on-voltage.

3.1 SLC diode-based SOT-MRAM

Seo et al. [14] proposed a diode-based single-level cell (SLC) SOT-MRAM, shown in Figure 2(b). In that design, the SOT-MRAM cell area is reduced by replacing the read transistor, depicted in Figure 2(a), with a Schottky diode. Thus, the cell requires only one transistor to access a single bit. This design’s main advantage is the reduction of the 1-bit effective area by approximately 50% compared to conventional SLC SOT-MRAM that requires two transistors to access a single bit. In this design, the 1-bit effective area is estimated to be 34.5 $\mu F^2$ using the design rules in [16]. The write and read operations in this proposal are similar to that of the conventional SLC SOT-MRAM. The write operation would consume similar write energy, as each cell comprises only 1-bit (MTJ). Moreover, the read operation follows the same biasing as in the conventional SLC SOT-MRAM, where the RWL of the required row is activated and the WWL is deactivated. However, the diode usage increases the read energy as the read voltage needs to account for the additional voltage drop across the diode. In addition, there is still a margin to achieve smaller 1-bit effective area by using the diode as it is shown in the following sections.

3.2 Multi-bit per cell dedicated diode (MBC-DD) SOT-MRAM

Ali et al. [18] extended the SLC diode-based SOT-MRAM proposal to be a multi-bit per cell (MBC). Their proposed design, shown in Figure 4, relies on a metal-oxide-metal (MOM) diode (or also known as selector) stacked over an MTJ (forming a D-MTJ) to replace the task of the read Tx in controlling the read current flow. The cell comprises two D-MTJs with similar tunnel oxide barrier thicknesses and their free-layers are placed in contact with a common HM electrode. The two D-MTJs can be programmed with two different bits through a common electrode. The sharing of common electrode allows the use of only single transistors to access
the two bits (2 D-MTJs). This result is the main advantage of this proposal, which is a reduced 1-bit effective area that is 4 × smaller than the conventional SOT-MRAM and offers at least double the density compared to any MRAM proposal in the literature. Given the design rules in [16], the 1-bit effective area is estimated to be 18\text{F}^2. The cell also employs separate read word line (RWL) for each D-MTJ, as in Figure 5. On the other hand, similar to [14], employing a dedicated diode per MTJ may increase the read energy and limit the maximum acceptable diode area.

The MOM diode MTJ stack employed in this design is similar to the experimentally validated device used in the 1S1R 3D cross-point STT-MRAM developed by avalanche [19–21]. However, employing the D-MTJ device in the SOT technology would be more efficient than in the STT technology as the energy and performance degradation effects of the diode would only exist in the read operation and is avoided in the write operation. This is because the diode only exists in the read path, while in the STT technology, the write operation is dependent on the employed diode as the write current has to flow through both the MTJ and diode to achieve the STT switching.

The writing operation of this cell is similar to that in the P-MLC, where either time-dependent or current-dependent writing can be adopted as elaborated before. During the write operation, the WWL of the row comprising the required cell is asserted high. A ‘0’/‘1’ is written on the MTJ if the BL is set high/low, and SL is pulled low/high for the column including the targeted cell, allowing the charge current to flow through the HM electrode in the essential direction, as shown in Figure 5(a). Furthermore, the RWLs of the row comprising the targeted cell are set low to ensure that the diodes are reverse-biased and no leakage current flows.

**Figure 4.**
3D structure of the proposed dedicated diode multi-bit per cell (MBC) DD SOT-MRAM with (a) uniform HM electrode and MTJs with different $t_{fl}$ [18], (b) different HM width and MTJs with similar $t_{fl}$ [18].

**Figure 5.**
Proposed MBC-DD SOT-MRAM cell in the (a) write and (b) read operations [18].
through the MTJs. It is worth mentioning that the low voltage while using the MOM diode may not be exactly zero volts, as a hold voltage \( V_{\text{hold}} \approx 0.02 \text{ V} \) might be needed.

The separate RWLs for each of the two D-MTJs permit selective reading of the two bits. During the read operation, the WWL is deactivated, and the SL of the column comprising the targeted D-MTJs is pulled to GND. The RWL of the targeted D-MTJ is then connected to the sense amplifier to forward bias the diode and read out the data stored in the MTJ, as shown in Figure 5(b). Although switches are still needed to select different RWL, it has a negligible impact on the area per unit cell as these switches are shared by all the cells in the row. Furthermore, as both MTJs are sensed independently and the RMTJ is an order of magnitude larger than RHM, hence, the RHM impact on the effective TMR is minimized (average sensed resistance = RHM + RMTJ).

The realization of the MBC-DD SOT-MRAM has two main essential requirements. Firstly, employing two SOT-MTJs with different \( I_c \) to be able to write the two bits independently as discussed before. This is achieved by using either different widths of the HM below each MTJ \( (W_{\text{HM}}) \), as illustrated in Figure 4(b), or using different free layer (FL) thicknesses \( (t_F) \) within each MTJ, as shown in Figure 4(a). Uniform HM would be preferred in high-density memories, as \( W_{\text{HM}} \) for both SOT-MTJs are limited to the technology minimum feature size \( (F) \), and any increase in the \( W_{\text{HM}} \) than \( F \) increases the overall cell area. However, it may require two MTJ stack deposition with additional lithography steps, which may increase the manufacturing cost, whereas SOT-MTJs with uniform \( t_F \) is preferred from reading perspective as both MTJs would have similar TMR [22], which simplifies the read operation. It also offers lower fabrication cost due to simple processing. Nevertheless, due to the higher density, at least double other designs, it is expected that both structures would lead to lower overall cost per bit cell. Secondly, a 3D MTJ stack is required to have the diode replacing the read transistor without consuming silicon area. Incorporating the diode in the reading process requires applying a relatively higher read voltage \( (V_{\text{Read}}) \) that is enough to overcome the diode on-voltage (i.e. forward bias the diode) and supply the required read current. The required magnitude of the \( V_{\text{Read}} \) at a targeted read current \( (I_{\text{Read}}) \) depends mainly on two factors, which are the diode’s cross-sectional area and the load resistance \( (R_{\text{load}}) \). Firstly, the smaller the diode’s area, the smaller the diode supplied current at given bias voltage, as shown in Figure 6(a). Thus, the needed \( V_{\text{Read}} \) increases with diode scaling down to supply the targeted \( I_{\text{Read}} \), as depicted in Figure 6(b).

Secondly, the load resistance \( (R_{\text{load}}) \) affecting the diode, which is the in-parallel SOT-MTJs equivalent resistances and the existing transistors in the \( I_{\text{Read}} \) path. The smaller the \( R_{\text{load}} \), the smaller the required \( V_{\text{Read}} \) to supply certain \( I_{\text{Read}} \) for a given diode area, as illustrated in Figure 6(c) and modeled in Eq. (1). Thus, smaller \( R_{\text{load}} \) aids to achieve lower read energy at a given \( I_{\text{Read}} \).

\[
V_{\text{Read}} = V_{\text{on, no load}} + I_{\text{Read}} \times R_{\text{load}} \tag{1}
\]

where \( V_{\text{on, no load}} \) is the diode’s required bias voltage to supply certain \( I_{\text{Read}} \) with no load condition.

3.3 Multi-level cell shared diode (MLC-SD) SOT-MRAM

Ali et al. [17] also proposed another diode-based SOT-MRAM cell in which a shared diode (selector) between the two MTJs in the cell is employed, as illustrated in Figure 7, instead of a dedicated diode (selector) per each MTJ. Similar to MBD-DD SOT-MRAM, each cell comprises 2-bits (MTJs) accessed with a single transistor.
This result is a similar 1-bit effective area that is $4 \times$ smaller than conventional SOT-MRAM and at least double the density compared to any of the MRAM design in the literature. The 1-bit effective area is estimated to be $17.5 \mu F^2$ using the design rules in [16]. On the other hand, employing a shared diode permits increasing the diode area as it is no longer limited by one MTJ area. However, the needed memory sensing will be MLC (i.e. the cell has four different resistance states) instead of a SLC (i.e. the cell has only two resistance states), which complicates the sensing operation and reduces the read margin.
The two MTJs in the MLC-SD cell also share a common HM electrode to be able to program the two MTJs with the energy-efficient SOT technology. This enforces using two SOT-MTJs with different \( I_c \) as well, which can be written following the same approach of P-MLC using either time or current-dependent writing. Consequently, similar to MBC-DD in the write operation, the WWL of the row comprising the required cell is asserted high. A ‘0’/‘1’ is written to the MTJ if the BL is set to high/low and SL is pulled to low/high for the column including the targeted cell, allowing the charge current to flow through the HM electrode in the essential direction, as depicted in Figure 8(a). In addition, the RWL of the row comprising the targeted cell are set low to ensure that the diodes are reverse biased and no leakage current flows through the non-selected cells.

Employing a shared diode requires connecting the two MTJs in-parallel, which enforces the cell to be MLC. Consequently, the two MTJs in the cell should have different \( R_P \) and \( R_{AP} \) such that their equivalent resistance has four distinct values, which represents two-bit logic values of ‘00’, ‘01’, ‘10’ and ‘11’. To read the bits in the cell, the WWL and the SL signals are pulled low to deactivate all the write transistors and allow the read current to flow through the targeted MTJs. The row RWL is connected to the sense amplifier and consequently is pulled up to the required read voltage (\( V_{\text{Read}} \)), as shown in Figure 8(b). Thereafter, the equivalent 2 bits for the targeted MLC cell are identified sequentially by comparing the currents flowing through the sensed combined MTJs and the appropriate reference MTJs using a binary search algorithm [7]. In this algorithm, the sensed MTJs are first compared with the first reference resistance to determine the first-bit state. Based on the first-bit state, one of the two other reference resistances are then chosen to compare with the sensed MTJs to determine the second-bit state. The same technique can be used to sense the state of any of the MLC proposals illustrated above.

As can be inferred from above, the realization of MLC-SD SOT-MRAM has three main essential requirements. Similar to the MBC-DD SOT-MRAM design, it requires employing two SOT-MTJs with different \( I_c \) and a 3D diode MTJ stack. In the MLC-SD cell, as the diode is shared, the employed diode can be large, and its size can be approximately up to the whole cell area instead of just one MTJ area. A larger diode requires a smaller read voltage to supply the required \( I_{\text{Read}} \), as depicted in Figure 6(a). Moreover, the in-parallel combination of the two MTJs results in smaller overall resistance compared to a single MTJ resistance. This reduces the
diode’s $R_{\text{load}}$, which further decreases the required $V_{\text{Read}}$, as shown in Figure 6(b).
Hence, the two factors that affect the required $V_{\text{Read}}$ (i.e. diode area and $R_{\text{load}}$) are improved in this design compared to the MBC-DD and SLC diode-based SOT-MRAM designs. Hence, the smaller required $V_{\text{Read}}$ may permit the MLC-SD design to achieve smaller read energy consumption. Furthermore, MLC-SD cell requires employing two MTJs with different $R_P$ and $R_{AP}$ values as it is an MLC. Assuming that both the MTJs use the same materials, different MTJ resistances are achieved by varying either the MTJ dimensions (i.e. $W_{\text{MTJ}}$ and $L_{\text{MTJ}}$), the dielectric thickness ($t_{\text{ox}}$), or combination of both [24]. It is essential to have a large minimum resistance difference ($\Delta R_{\text{min}}$) between the distinct in-parallel equivalent resistance states to increase the distinguishability and read speed. However, the MLC would mainly have smaller $\Delta R_{\text{min}}$ compared to the SLC, which in-return may result in reduced reading speed and would be a competing factor with the reduced $V_{\text{Read}}$ to decide the read energy efficiency of this cell compared to the SLC proposals.

### 4. Evaluation

In this section, the various proposals in the literature are evaluated using the same SOT-MTJ technology in [13] on both cell and system level perspectives. The cell level analyses are done based on a $2 \times 2$ memory array. The simulations run over Cadence Virtuoso and using the SOT-MTJ Verilog-A model demonstrated in [25] and the parameters in Table 1. The system-level analyses are done using the non-volatile memory simulator, known as NVSim [26]. NVSim estimates the overall memory performance, power consumption, energy, and area based on the given memory cell parameters.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>$W_{\text{MTJ}} \times L_{\text{MTJ}}$</td>
<td>MTJ dimensions ($W \times L$) (nm$^2$)</td>
<td>$50 \times 100$</td>
</tr>
<tr>
<td>$t_{\text{FL}}$</td>
<td>Free layer thickness (nm)</td>
<td>1.5</td>
</tr>
<tr>
<td>$K_v/VKT$</td>
<td>Thermal stability</td>
<td>46</td>
</tr>
<tr>
<td>$t_{\text{ox}}$</td>
<td>Tunnel barrier thickness (nm)</td>
<td>1.8</td>
</tr>
<tr>
<td>$M_s$</td>
<td>Magnetization saturation (emu/cm$^3$)</td>
<td>1114</td>
</tr>
<tr>
<td>$R_{AP}$</td>
<td>MTJ high resistance value (kΩ)</td>
<td>15</td>
</tr>
<tr>
<td>TMR</td>
<td>Tunnel magneto-resistance ratio (%)</td>
<td>114</td>
</tr>
<tr>
<td>$\alpha$</td>
<td>Gilbert damping</td>
<td>0.012</td>
</tr>
<tr>
<td>$\rho_{\text{HM}}$</td>
<td>Heavy metal (W) resistivity (μΩ·cm)</td>
<td>200</td>
</tr>
<tr>
<td>$W_{\text{HM}} \times L_{\text{HM}}$</td>
<td>HM dimensions ($W \times L$) (nm$^2$)</td>
<td>$115 \times 150$</td>
</tr>
<tr>
<td>$t_{\text{HM}}$</td>
<td>Heavy metal thickness (nm)</td>
<td>3</td>
</tr>
<tr>
<td>$J_{\text{co}}$</td>
<td>Critical current density ($\times 10^{10}$ A/m$^2$)</td>
<td>7</td>
</tr>
<tr>
<td>$\theta_{\text{SH}}$</td>
<td>Spin hall angle</td>
<td>0.3</td>
</tr>
<tr>
<td>$P$</td>
<td>Spin polarization</td>
<td>0.6</td>
</tr>
<tr>
<td>$\gamma$</td>
<td>Gyromagnetic ratio (rad s$^{-1}$ T$^{-1}$)</td>
<td>$1.76 \times 10^{11}$</td>
</tr>
<tr>
<td>$\tilde{\eta}$</td>
<td>Reduced Planck constant (J s)</td>
<td>$1.054 \times 10^{34}$</td>
</tr>
</tbody>
</table>

*The parameters follow the experimental data of the SOT-MTJ in [13] and are explained in [11].*

Table 1. SOT-MTJ device parameters.
4.1 Cell-level evaluation

Table 2 presents a comparison between the different MRAM designs. In terms of area, MBC-DD and MLC-SD SOT-MRAM do offer the smallest 2-bit cell area among the various designs, which are estimated to be $36F^2$ and $34.5F^2$, respectively, based on the rules in [16]. This is at least double the density compared to other MRAMs and achieves 75% smaller 1-bit effective area compared to conventional SOT-MRAM. From energy perspective, these designs consume at least 36% less energy compared with designs utilizing STT writing (S-MLC), due to the high energy efficiency of SOT writing. Unlike P-MLC and MLC-SD SOT-MRAM, MBC-DD has no write current leakage through the MTJ from the HM during write mode as the diodes are reverse-biased, which also leads to better energy efficiency. However, the significant area reduction for both MBC-DD and MLC-SD SOT-MRAMs comes with additional energy penalty in both worst-case write operation (i.e. writing non-identical bits) and read operation. The additional energy consumption in the worst-case write operation of non-identical bits is because of the enforced rule of using two MTJs per cell with different $I_c$. For instance, writing two different bits (‘10’ or ‘01’) in MBC-DD and MLC-SD consume higher energy (0.88 pJ with 10.5 ns delay) compared to writing two SLC SOT-MRAM (0.76 pJ). However, to write identical bits (‘00’ or ‘11’) on the MBC-DD and MLC-SD cells require only a single write pulse, which leads to better energy efficiency than SLC SOT-MRAM. This is because programming two identical bits in the SLC SOT-MRAM always requires two write pulses. Thus, if equal probability of programming ‘00’, ‘01’, ‘10’, and ‘11’ is assumed, MBC-DD and MLC-SD designs may result in similar average energy efficiency to two bits of SLC SOT-MRAM, as shown in Table 2. Moreover, the

<table>
<thead>
<tr>
<th>Energy per 2-bit (pJ)</th>
<th>Write (EW)$^a$ (w. case)</th>
<th>0.76</th>
<th>0.76</th>
<th>1.13</th>
<th>0.72 (0.88)</th>
<th>0.72 (0.88)</th>
<th>0.72 (0.88)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Read (Er)</td>
<td>0.0002</td>
<td>0.0001</td>
<td>0.0001</td>
<td>0.19</td>
<td>0.2</td>
<td>0.0001</td>
</tr>
<tr>
<td>Total energy/2-bit</td>
<td></td>
<td>0.78</td>
<td>0.8</td>
<td>1.17</td>
<td>1.11</td>
<td>1.11</td>
<td>0.9</td>
</tr>
<tr>
<td>Delay per 2-bit (ns)</td>
<td>Write a (w. case)</td>
<td>9</td>
<td>9</td>
<td>10.5</td>
<td>8.1 (10.5)</td>
<td>8.1 (10.5)</td>
<td>8.1 (10.5)</td>
</tr>
<tr>
<td></td>
<td>Read</td>
<td>1</td>
<td>1</td>
<td>1.4</td>
<td>1.6</td>
<td>1.6</td>
<td>1</td>
</tr>
<tr>
<td>Read voltage (V)</td>
<td></td>
<td>1.2</td>
<td>1.8</td>
<td>1.2</td>
<td>1.2</td>
<td>1.3</td>
<td>1.8</td>
</tr>
<tr>
<td>$\Delta R_{\text{min}}$ (kΩ)$^b$</td>
<td></td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>1.4</td>
<td>1.4</td>
<td>5</td>
</tr>
<tr>
<td>Diode area $(F^3)$$^c$</td>
<td></td>
<td>—</td>
<td>24</td>
<td>—</td>
<td>24</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>Area $(A)$/bit $(F^2)$</td>
<td></td>
<td>69</td>
<td>34.5</td>
<td>50</td>
<td>34.5</td>
<td>17.25</td>
<td>18</td>
</tr>
<tr>
<td>FOM $(Er^*Ew^A)$</td>
<td></td>
<td>2.19×</td>
<td>1.65×</td>
<td>5.7×</td>
<td>2.5×</td>
<td>1.34×</td>
<td>1</td>
</tr>
</tbody>
</table>

$^a$Energy and delay are the average of writing the data ‘00’, ‘01’, ‘10’, ‘11’.

$^b$$\Delta R_{\text{min}}$ is $R_\text{AP} - R_\text{P}$, for SLC, while it is the minimum resistance difference among the four different states in MLC.

$^c$Area estimated based on standard design rules reported in [16].

$^d$F is the minimum feature size of the employed technology (i.e. in 32 nm technology, F = 32 nm).

Table 2.
Comparison of various MRAM technologies.
energy penalty for non-identical bits writing can be also minimized as discussed before. In terms of reading, MBC-DD maintains similar distinguishability to conventional SLC, as indicated by the $\Delta R_{\text{min}}$ values in Table 2, because each of the two MTJs is sensed separately. This is unlike the P-MLC, S-MLC, and MLC-SD structures that have a reduced $\Delta R_{\text{min}}$ as a result of relying on an MLC approach. However, to ensure sufficient diode drive current within the D-MTJs, a larger read voltage is needed compared to cells with read transistors, which does increase the read energy consumption compared to conventional SLC SOT-MRAM.

The diode-based SLC SOT-MRAM design [14] does offer the advantage of maintaining a similar write energy efficiency compared to the conventional SOT-MRAM (i.e. baseline from write energy perspective). Moreover, it offers 50% 1-bit effective area savings compared to conventional SOT-MRAM, which is on level with P-MLC and S-MLC designs with the advantage of maintaining an SLC sensing approach. However, diode-based SLC SOT-MRAM still consumes double the area compared to the MBC-DD and MLC-SD designs, while it still also suffers from the energy and fabrication complexity penalty of employing a diode.

Similar to diode-based SLC SOT-MRAM, P-MLC design offers 50% 1-bit effective area savings compared to conventional SOT-MRAM, whereas S-MLC does offer only 28% savings as the transistor size needs to increase to supply the required STT current through the high resistance MTJ stack. On the other hand, both P-MLC and S-MLC do not employ a diode, which may aid in reducing the read energy and avoiding the fabrication process issues related to incorporating a diode. However, they suffer from other drawbacks that increase both energy consumption and fabrication complexity. In particular from energy perspective, S-MLC consumes high energy due to using STT technology in writing one of the two MTJs per cell, whereas P-MLC shares the additional write energy penalty issue in writing non-identical bits per cell with MBC-DD and MLC-SD designs. In addition, both of the designs rely on the MLC sensing approach, which harms the sensing speed and distinguishability as reflected by the reduced $\Delta R_{\text{min}}$ values.

Overall, if a figure-of-merit (FOM) is defined as the product of the area, read and write energy products [27], MBC-DD SOT-MRAM may outperform other designs by at least 34%, thanks to its significant area reduction and maintaining the SLC sensing approach.

### 4.2 System-level evaluation

As aforementioned, NVSim [26] is used to evaluate the various SOT-MRAM cells from a system-level perspective. NVSim does consider the different write/read peripherals, array organization, and routing network required in the overall memory architecture. NVSim supports various nonvolatile memories such as STT-MRAM, PCRAM, and ReRam in addition to the well-known volatile memories such as SRAM and DRAM. NVSim can be tuned to support SOT-MRAM as well. In this study, the comparison is based on the utilization of the various nonvolatile MRAM cells as cache memory and they are mainly compared to the current widely used technology as cache memory, which is the SRAM. SRAM does offer high performance; however, currently, it suffers from a significant increase in the 1-bit area and the leakage power consumption [28]. Thus, the utilization of an area-efficient, high-speed and nonvolatile SOT-MRAM would be a promising solution to replace the existing SRAM technology, especially in higher-level caches. The considered cache has 4-way set associativity and 64 Byte line size and is optimized to achieve the smallest overall silicon area. The 32 nm technology node is assumed for the various designs, in which the SRAM cell area is 170$F^2$ [28], and the same cell parameters for the various MRAM technologies are maintained as stated above.
To clarify the pros and cons of the various memory technologies, three different memory capacities are considered, which are 256 KB, 1 MB, and 8 MB. Figure 9 depicts the total leakage power consumption for the various designs with three different capacities. The volatile SRAM technology does consume significant leakage power, which increases by order of magnitudes for larger memory capacities. On the other hand, the nonvolatility of the MRAM designs results in relatively negligible leakage among the various capacities. This demonstrates the advantage of significant power consumption reduction by employing the nonvolatile MRAM designs as a replacement of the volatile SRAM, especially in battery-powered mobile devices that demand long idle durations.

From an area perspective, Figure 10 shows the comparison between the various memory technologies, estimated by NVSim, while being used as cache memory. Figure 10(a) reports the different MRAM designs relative to the overall SRAM memory area for the three different capacities. The figure indicates the significant reduction in the overall area by employing the various MRAM technologies in comparison to SRAM, which consumes at least 50% smaller silicon area. Furthermore, the area savings percentage increases noticeably for larger memory capacities. This is because for larger memory capacity, the impact of the cell area overtakes the impact of the periphery. The periphery area for MRAM consumes larger area than the periphery area of the SRAM due to the need for relatively larger write currents, whereas the cell area of the MRAM is much smaller than the SRAM cell area [29]. Hence, at larger capacities, the MRAMs that have significantly smaller cell area compared to SRAM would consume much lower overall silicon area. For instance, the area saving for the MBC-DD and MLC-SD cells, which are the cells with smallest footprints, can reach up to 90% smaller area compared to SRAM for large cache memory size, such as 8 MB size.

The impact of the smaller cell area is also clear while comparing the various MRAM technologies, as presented in Figure 10(b). The smaller 1-bit effective area of S-MLC, SLC diode-based, P-MLC, MLC-SD, and MBC-DD SOT-MRAMs by 28, 50, 50, 75, and 74% compared to the conventional SOT-MRAM results in similar overall memory silicon area reduction. In particular, for larger memory capacity (e.g. 8 MB), where the impact of the cell area is more significant, the overall memory silicon area of the various designs in the literature relative to conventional SOT-MRAM design shows approximately equal area reduction as the 1-bit effective area reduction. Moreover, the smaller silicon area consumption of the various proposed designs in the literature compared to SRAM and conventional SOT-MRAM with equivalent capacity permits realizing the cache memory using these cells with higher capacity under the iso-area assumption. For instance, 2 MB
capacity of conventional SOT-MRAM consumes similar silicon area to an 8 MB capacity of MBC-DD SOT-MRAM. Higher memory capacity results in higher performance metrics, such as instruction per cycle (IPC) and energy efficiency due to reduced access counts for the off-chip memory [30].

From energy and performance perspective, SRAM can have higher hit/miss performance and energy efficiency compared to the various SOT-MRAM proposals at small memory capacity (e.g. 256 KB), as depicted by Figure 11(a). This is because the impact of the large load capacitance of the SRAM cell would be minimal at these capacities [29]. However, for large memory capacity, the much higher load capacitance, parasitic, and routing complexity of the six transistors SRAM cell (as SRAM consume significantly larger silicon area compared to SOT-MRAM) causes the MRAM proposals to achieve better hit/miss performance and energy efficiency. On the contrary, the write energy for the various MRAM proposals is larger than that of the SRAM for the various memories capacity, as shown in Figure 11(b). This is attributed to the larger write current requirement for the MRAM-based technologies relative to the SRAM technology. However, with improved SOT-MRAM technology such as the type-x SOT-MTJ [13] (achieves sub ns switching with write current of 100 μA), or the presented high-performance SOT-MRAM by IMEC [12] that achieves successful switching in 100’s of ps range, the write energy can be reduced significantly, as illustrated in Figure 12. This makes the various

Figure 10. Area comparison of the STT-MRAM, conventional, SLC diode-based, S-MLC, P-MLC, MLC-SD, and MBC-DD SOT-MRAMs for different capacity relative to (a) SRAM and (b) conventional SOT-MRAM.

Figure 11. Comparison of the SRAM, STT-MRAM, conventional, SLC diode-based, S-MLC, P-MLC, MLC-SD, and MBC-DD SOT-MRAMs for different capacities relative to SRAM from (a) cache hit/miss energy per access perspective and (b) cache write dynamic energy per access perspective.

Figure 12. Cache write dynamic energy per access comparison of the SRAM, conventional, P-MLC, MLC-SD, and MBC-DD SOT-MRAMs for different capacity relative to SRAM assuming improved high-speed SOT-MTJ technology (e.g. type-x reported in [13]).
The capacity of conventional SOT-MRAM consumes similar silicon area to an 8 MB capacity of MBC-DD SOT-MRAM. Higher memory capacity results in higher performance metrics, such as instruction per cycle (IPC) and energy efficiency due to reduced access counts for the off-chip memory [30].

From an energy and performance perspective, SRAM can have higher hit/miss performance and energy efficiency compared to the various SOT-MRAM proposals at small memory capacity (e.g. 256 KB), as depicted by Figure 11(a). This is because the impact of the large load capacitance of the SRAM cell would be minimal at these capacities [29]. However, for large memory capacity, the much higher load capacitance, parasitic, and routing complexity of the six transistors SRAM cell (as SRAM consume significantly larger silicon area compared to SOT-MRAM) causes the MRAM proposals to achieve better hit/miss performance and energy efficiency. On the contrary, the write energy for the various MRAM proposals is larger than that of the SRAM for the various memories capacity, as shown in Figure 11(b). This is attributed to the larger write current requirement for the MRAM-based technologies relative to the SRAM technology. However, with improved SOT-MRAM technology such as the type-x SOT-MTJ [13] (achieves sub ns switching with write current of 100 μA), or the presented high-performance SOT-MRAM by IMEC [12] that achieves successful switching in 100 μs of ps range, the write energy can be reduced significantly, as illustrated in Figure 12. This makes the various...
SOT-MRAM proposals a viable and realistic solution to replace the SRAM technology in certain applications.

In conclusion, the previous discussion shows that the various proposed SOT-MRAM cells do offer nonvolatility (i.e. nearly zero leakage), smaller silicon area, and high performance. It also indicates that these designs can compete with the current CMOS volatile technologies such as SRAM and DRAM. However, further development to reduce the write energy for the existing SOT-MTJ technology may be required to widen the application window for such SOT-MRAM technologies.

5. Conclusion

This chapter presents the various SOT-MRAM proposals in the literature highlighting the pros, cons, and operation of each design. SOT-MRAM relies on SOT technology, which offers various advantages such as high energy efficiency, fast switching speed, and high device reliability. However, conventional SLC SOT-MRAM requires two transistors to access a single bit. This in return results in a relatively large 1-bit effective area, which limits its application for large memory capacities. Hence, the various proposals in the literature targets reducing the 1-bit effective area compared to both conventional SOT-MRAM while maintaining the main advantages of SOT technology.

The various SOT-MRAM proposals have been divided into two main categories, which are diode-based and nondiode-based SOT-MRAM cells. These various SOT-MRAM cells have been evaluated from both cell and system level perspectives. The system-level evaluation is performed based on the utilization of the various cells as cache memory, and they are mainly compared to the current widely used technology as cache, which is the SRAM. In particular, five different proposals have been investigated. These proposals are S-MLC, P-MLC, diode-based SLC, MBC-DD, and MLC-SD SOT-MRAMs that are shown to offer 70, 79, 79, 89, and 89% reduced 1-bit effective area compared to SRAM and 28, 50, 50, 74, and 75% compared to conventional SOT-MRAM, respectively.

From energy perspective, S-MLC, P-MLC, MBC-DD, and MLC-SD consume higher write energy compared to conventional SOT-MRAM. P-MLC, MBC-DD, and MLC-SD consume higher worst-case write energy while writing nonidentical bits on the cell due to the enforced rule of employing two SOT-MTJs with different \( I_c \). However, if an equal probability of programming the various bits options is assumed, average energy efficiency similar to conventional SOT-MRAM may be achieved, whereas S-MLC involves writing one of the two MTJs in the cell using the energy-inefficient STT technology, which also degrades the device reliability as a result of supplying large current through the MTJ stack. On the other hand, diode-based SLC SOT-MRAM may achieve similar write energy to the conventional SLC SOT-MRAM. However, similar to other diode-based designs (MBC-DD and MLC-SD), it still incorporates a diode in the read operation, which may add additional energy penalty as the read voltage needs to be large enough to overcome the diode’s on-voltage.

It is noteworthy that the SLC proposals such as diode-based SLC and MBC-DD would be preferred solutions, thanks to their offered significant area reduction in addition to maintaining the advantages of the SLC sensing such as improved BER. However, that requires further improvement in the diode-MTJ stack technology such that the diode transient response would match the required read performance and the diode’s on voltage would be small, and thus, the read energy will be reasonable. On the other hand, the MLC proposals such as P-MLC, S-MLC, and MLC-SD require improvements in the MLC sensing techniques to enhance its sensing distinguishability and BER such that it will meet the industry standards.
SOT-MRAM proposals a viable and realistic solution to replace the SRAM technology in certain applications.

In conclusion, the previous discussion shows that the various proposed SOT-MRAM cells do offer nonvolatility (i.e. nearly zero leakage), smaller silicon area, and high performance. It also indicates that these designs can compete with the current CMOS volatile technologies such as SRAM and DRAM. However, further development to reduce the write energy for the existing SOT-MTJ technology may be required to widen the application window for such SOT-MRAM technologies.

5. Conclusion

This chapter presents the various SOT-MRAM proposals in the literature highlighting the pros, cons, and operation of each design. SOT-MRAM relies on SOT technology, which offers various advantages such as high energy efficiency, fast switching speed, and high device reliability. However, conventional SLC SOT-MRAM requires two transistors to access a single bit. This in return results in a relatively large 1-bit effective area, which limits its application for large memory capacities. Hence, the various proposals in the literature targets reducing the 1-bit effective area compared to both conventional SOT-MRAM while maintaining the main advantages of SOT technology.

The various SOT-MRAM proposals have been divided into two main categories, which are diode-based and nondiode-based SOT-MRAM cells. These various SOT-MRAM cells have been evaluated from both cell and system level perspectives. The system-level evaluation is performed based on the utilization of the various cells as cache memory, and they are mainly compared to the current widely used technology as cache, which is the SRAM. In particular, five different proposals have been investigated. These proposals are S-MLC, P-MLC, diode-based SLC, MBC-DD, and MLC-SD SOT-MRAMs that are shown to offer 70, 79, 79, 89, and 89% reduced 1-bit effective area compared to SRAM and 28, 50, 50, 74, and 75% compared to conventional SOT-MRAM, respectively.

From energy perspective, S-MLC, P-MLC, MBC-DD, and MLC-SD consume higher write energy compared to conventional SOT-MRAM. P-MLC, MBC-DD, and MLC-SD consume higher worst-case write energy while writing nonidentical bits on the cell due to the enforced rule of employing two SOT-MTJs with different Ic.

However, if an equal probability of programming the various bits options is assumed, average energy efficiency similar to conventional SOT-MRAM may be achieved, whereas S-MLC involves writing one of the two MTJs in the cell using the energy-inefficient STT technology, which also degrades the device reliability as a result of supplying large current through the MTJ stack. On the other hand, diode-based SLC SOT-MRAM may achieve similar write energy to the conventional SLC SOT-MRAM. However, similar to other diode-based designs (MBC-DD and MLC-SD), it still incorporates a diode in the read operation, which may add additional energy penalty as the read voltage needs to be large enough to overcome the diode's on-voltage.

It is noteworthy that the SLC proposals such as diode-based SLC and MBC-DD would be preferred solutions, thanks to their offered significant area reduction in addition to maintaining the advantages of the SLC sensing such as improved BER. However, that requires further improvement in the diode-MTJ stack technology such that the diode transient response would match the required read performance and the diode's on voltage would be small, and thus, the read energy will be reasonable. On the other hand, the MLC proposals such as P-MLC, S-MLC, and MLC-SD require improvements in the MLC sensing techniques to enhance its sensing distinguishability and BER such that it will meet the industry standards.
References


[12] Imec demonstrates manufacturability of state-of-the-art spin-orbit torque MRAM devices on 300mm Si wafers, 2018


[17] Ali K, Li F, Lua SYH, Heng C. Area efficient shared diode multi-level cell


[21] Yang H et al. 3D cross-point spin transfer torque magnetic random access memory. SPIE. 2017;7(3):1740011


Chapter 9
Computationally Efficient Hybrid Interpolation and Baseline Restoration of the Brain-PET Pulses
Saeed Mian Qaisar

Abstract
The design and component level architectures of a novel offset compensated digital baseline restorer (BLR) and an original hybrid interpolator are described. It allows diminishing the effect of modifications occurring during the readout of Positron Emission Tomography (PET) pulses. Without treatment, such artifacts can result in a reduction in the scanner's performance, such as its sensitivity and resolution. The BLR recompenses the offset of PET pulses. Afterward, the pertinent parts of these pulses are located. Onward, the located portion of the signal is resampled by using a hybrid interpolator. This is constructed by cascading an optimized weighted least-square interpolator (WLSI) and a Simplified Linear Interpolator (SLI). The regulation processes for the WLSI coefficients and evaluation of the BLR and the interpolator modules are presented. The proposed hybrid interpolator's computational complexity is compared with classic counterparts. These modules are implemented in Very High-Speed Integrated Circuits Hardware Description Language (VHDL) and synthesized on a Field Programmable Gate Array (FPGA). The functionality of the system is validated with an experimental setup. Results reveal notable computational gain along with adequate dynamic restitution of the bipolar offsets besides a useful and accurate improvement of the temporal resolution relative to the computationally complex conventional equivalents.

Keywords: PET scanner, hybrid interpolation, baseline restoration, VHDL, FPGA, computational complexity, photo-detector, scintillator

1. Introduction
The recent technological developments in the field of microelectronics have revolutionized the development and deployment of biomedical implants, mobile healthcare, and biomedical scanners. In this framework, a variety of high-performance PET scanners have been proposed and realized during the last decade [1–3]. PET imaging is evolving the overall influence of nuclear medicine [1]. It is because of its superior performance, in terms of resolution, compared to the Single Photon Emission Computed Tomography (SPECT). Additionally, it is the rapidly
Chapter 9

Computationally Efficient Hybrid Interpolation and Baseline Restoration of the Brain-PET Pulses

Saeed Mian Qaisar

Abstract

The design and component level architectures of a novel offset compensated digital baseline restorer (BLR) and an original hybrid interpolator are described. It allows diminishing the effect of modifications occurring during the readout of Positron Emission Tomography (PET) pulses. Without treatment, such artifacts can result in a reduction in the scanner’s performance, such as its sensitivity and resolution. The BLR recompenses the offset of PET pulses. Afterward, the pertinent parts of these pulses are located. Onward, the located portion of the signal is resampled by using a hybrid interpolator. This is constructed by cascading an optimized weighted least-square interpolator (WLSI) and a Simplified Linear Interpolator (SLI). The regulation processes for the WLSI coefficients and evaluation of the BLR and the interpolator modules are presented. The proposed hybrid interpolator’s computational complexity is compared with classic counterparts. These modules are implemented in Very High-Speed Integrated Circuits Hardware Description Language (VHDL) and synthesized on a Field Programmable Gate Array (FPGA). The functionality of the system is validated with an experimental setup. Results reveal notable computational gain along with adequate dynamic restitution of the bipolar offsets besides a useful and accurate improvement of the temporal resolution relative to the computationally complex conventional equivalents.

Keywords: PET scanner, hybrid interpolation, baseline restoration, VHDL, FPGA, computational complexity, photo-detector, scintillator

1. Introduction

The recent technological developments in the field of microelectronics have revolutionized the development and deployment of biomedical implants, mobile healthcare, and biomedical scanners. In this framework, a variety of high-performance PET scanners have been proposed and realized during the last decade [1–3]. PET imaging is evolving the overall influence of nuclear medicine [1]. It is because of its superior performance, in terms of resolution, compared to the Single Photon Emission Computed Tomography (SPECT). Additionally, it is the rapidly
growing nuclear diagnostic field [1]. It is a valuable metabolic imaging approach that is probably using the most suitable radiopharmaceutical [1].

Moreover, PET renders high-quality tomographs, which cannot be attained by SPECT or non-nuclear counterparts [1–3]. It has a significant clinical impact, which is evident from a variety of well-conducted case studies. Oncologists, using PET imaging services, appreciate its usefulness. PET is used in a number of critical clinical applications, including cancer diagnosis and monitoring, management of cardiology and cardiac surgery, and neurology and psychiatry.

Brain-PET scanner is an imaging device used for analysis and observation of the brain metabolic activity [1–3]. The concept is to inject a controlled volume of the radioactive tracer into the patient. Brain-PET frequently uses the tracer fluorine-18-fluorodeoxyglucose (18F-FDG) [4, 5]. After a certain period, a significant amount of this tracer is accumulated across the tumor cells. Tracer releases β + positrons, annihilated by medium electrons. As a result of each annihilation, two γ-rays of 511-keV energies are emitted. These are released at about 180° relative angles at the same time. Crystal scintillators absorb energy from emitted γ-rays [6, 7]. They are turning the energy into photons of light. In the next step, photo-detectors pick up these photons, which transform them into electrical pulses [8–13].

The shape and amplitude of electrical pulses produced by photo-detectors enable undesirable interactions to be reduced [2, 3, 11, 14]. In this context, sophisticated PET pulses readout and conditioning are used to maximally preserve this information [12–15].

The PET pulses, produced by photo-detectors, are conditioned and processed to extract the information such as energies and timestamps. The extracted parameters are onward passed to the Image Reconstruction Module (IRM). It combines all pairs of γ-rays, produced by same annihilations, to generate the Line-of-Responses (LORs) [11, 15, 16]. It also uses energies of the PET pulses to measure the Depths of Interactions (DOIs) [1–3]. Afterward, IMR treats these LORs and DOIs to produce three-dimensional tomographs.

PET pulses readout introduces artifacts [11, 12, 16]. It degrades the exactitude of measuring the PET pulses energies and timestamps [11]. It influences device consistency in calculating DOIs and LORs, which lowers the scanner’s sensitivity and resolution [11, 12, 16]. BLRs, pile-up correctors, and high-precision timestamp calculators are being used to resolve these deficits [11, 16–21].

The readout of photo-detectors’ generated PET pulses produces a shift in the baseline of the signal. It diminishes the energy resolution and the precession of DOI calculation. BLRs are utilized in this framework. Various BLRs have been suggested, ranging from analog approaches to adaptive solutions based on digital filters [11, 12, 16–21].

Another primary method in PET scanners is the measurement of annihilation timestamps. It allows the collection of adequate annihilations to create LORs and also prevents the processing of ineffective information at IRM [11, 12]. Various timestamp calculators were suggested for this purpose. These are essentially formed by using discriminators and time to digital converters (TDCS) [11, 22–27].

The timestamp calculators based on analog discriminators do not face a problem with the temporal resolution of the input signal. This problem arises, however, in the case of timestamp calculators based on digital discriminators [11, 23]. The performance of the system relates directly to the temporal resolution of the input signal and the discriminatory algorithm. The interpolation and multi-threshold discriminators are used to achieve accurate measurement of digital timestamps [11, 28].

The remaining chapter is set out as follows. Section 2 explains the materials and methods. The VHDL-based system implementation and synthesis on FPGA are
discussed in Section 3. Section 4 presents the experimental results. Section 5 makes a discussion and concludes the chapter.

2. Materials and methods

Figure 1 displays a block diagram of the proposed system. It illustrates that in the intended patient body “1” an appropriately controlled quantity of the radioactive tracer “2” is injected. The radioactive tracer used in this analysis is 18F-FDG. Most of this tracer is distributed through contaminated brain cells after a certain time [5]. It originates $\beta^+$, which is annihilated with electrons of the medium. Every annihilation emits two 511-keV energy $\gamma$-rays. These are simultaneously released at about 180° relative angle and interact with crystal scintillators of the detection sensors “4.” Scintillators convert energies of $\gamma$-rays into photons of light. Afterward, photo-detectors pick up these photons and turn them into electrical pulses [8-13]. A determined number of sensors are used in a detection ring “3.” The front-end electronics, located in the detection sensors “4,” further prepare and process PET pulses emanating from photo-detectors. For the construction of tomographs, the selected pulses with extracted parameters like addresses of the intended crystal and the involved sensor are conveyed to the IRM “5.”

2.1 The detection ring

The detection ring consists of a group of four sensors, arranged axially around an “B” axis in a circle. Most contemporary PET scanners are built from radially arranged scintillators [15, 23]. The use of scintillator axial arrangements with the

![Block diagram of the proposed system.](Image)
appropriate treatment of lateral sides of scintillators could increase the scanner’s spatial resolution compared to alternatives, based on the radial arrangement of scintillators [11, 23].

Each sensor is composed of a scintillator crystal matrix. The LYSO scintillators are used in this study [6, 7]. The γ-rays interact with these crystals and turn their energies into photons of light. These photons are then sensed by two photo-detector matrices, positioned on both sides of the scintillator matrix. Such photo-detectors produce two electrical pulses as a result of each interaction [11, 26]. Each face of a crystal scintillator is positioned with a photo-detector. Only 2xP photo-detectors are used for a matrix of P crystal scintillators (cf. Figure 2). It reveals a γ-ray’s interaction with one scintillator crystal “6.” The crystal has faces “6a” and “6b” that are paired with two “7a” and “7b” MPPCs, respectively. The PET pulses produced by MPPCs are transferred to the electronics front-end module “8.” These pulses are sorted and processed and the selected pulses with extracted information are conveyed to IRM “5.”

A higher count of photons is attainable by MPPCs. Moreover, their behavior is free of the magnetic field influence. It is the reason behind the frequent usage of MPPCs in PET scanners as photo-detectors. The pixel size of the utilized MPPCs is $50 \times 50 \mu m^2$. Each MPPC contains 3600 pixels. The MPPC-generated pulses are of extremely low amplitude [20]. Hundreds of microamperes bound the highest amplitude [12]. Thus, they are noise sensitive and can be completely malformed. Such pulses are amplified to enhance their immunity. It is realized by cascading a charge resistance with an appropriate bandwidth amplifier [29]. Such amplified pulses are transferred to the blocks embedded in “8” for signal selection and address encoding. They pick pulses among a matrix for the active crystal and also ensure that only one crystal is enabled at a time. If this requirement is satisfied, then the further processing of the selected pair of pulses is realized.

An appropriate baseline for the selected pulses should be available for the correct functionality of the suggested BLR [12]. Two lumped delay lines are used for each sensor in this context [30]. They incorporate a delay of 50 ns, in the selected PET pulses, with a standard deviation of only about 100 ps.

The delayed pulses, after A/D conversion, are conveyed to the IRM. To attain appropriate accuracy, the sampling frequency, FS, and the quantizer resolution should be selected tactfully [11, 12, 29]. In this case, the selected and prepared PET pulses are acquired with two 12-bit resolution Analog-to-Digital Converters (ADCs), functioning at $FS = 200$ MHz. Besides the chosen pulses, addresses of the effective crystal and the sensor in question are also encoded and communicated to the IRM. These data, obtained from different sensors in the detection ring, are used by the IRM for calculating DOIs and LORs. In this way, the three-dimensional tomographs are produced.

![Figure 2](image)

*Figure 2.*

The sensor principle.
2.2 Digital conditioning of the PET pulses

The amplification enhances the resistance against noise in the PET pulses [29]. Besides, this amplification can also inject random offsets in the processed pulses. It influences the performance of energy estimators and degrades DOI accuracy. In the same manner, the digitization of selected PET pulses degrades the temporal resolution. The reduced temporal resolution lowers the performance of the post timestamp and LORs’ estimators. A rise in FS can enhance the temporal precision. It does, however, lead to a costly solution in terms of cost and power utilization [30].

The suggested BLR and interpolator processes concepts are illustrated by using Figure 3. It indicates that the BLR mainly processes the digitized versions of selected pulses in order to recover their baselines. Outputs of BLRs are conveyed to energy estimators and an adder. The added pulses are interpolated. It is performed to ameliorate the temporal resolution. Onward, the up-sampled signal is used to estimate the timestamp [11, 23].

2.3 The BLR

The BLR concept is shown in Figure 4. Two equivalent modules are introduced, working independently to retrieve the selected pair of PET pulses: \( S_{ka} \) and \( S_{kb} \) (cf. Figure 3).

Figure 4 shows that a real-time offset value, \( O_{Calc} \), is first estimated from the incoming pulse by the BLR. It is determined as a mean of the baseline of the incoming pulse. The concept can be interpreted in mathematical terms using Eq. (1), where \( N \) represents the count of concerned samples, belonging to the digitized pulse baseline. \( S_k \) represents the sampled signal and \( n \) indexes the considered samples. \( N \) belongs to the set \{1, 2, …, \( N \)\}. \( N \) is selected in accordance to the

\[
OCalc = \frac{1}{N} \sum_{n=1}^{N} S_k(n)
\]

Figure 3.
The BLR and interpolator blocks.

Figure 4.
The architecture of BLR module.
employed delay line and FS [29]. $N = 8$ is selected. It enables the mean value of the incoming pulse baseline to be estimated through accumulation and the right shifting while evading the utilization of a complex conventional divider.

$$O_{Calc} = \frac{1}{N} \sum_{n=1}^{N} x_n$$  \hspace{1cm} (1)

The restored pulse, free of offset, is obtained by employing Eq. (2) where $y_{kn}$ is the $n^{th}$ restored signal sample and $S_{kn}$ is the $n^{th}$ input signal sample.

$$y_{kn} = S_{kn} - O_{Calc}$$  \hspace{1cm} (2)

This $O_{Calc}$ estimation in real-time makes the suggested BLR self-adjustable. The value of $O_{Calc}$ adapts as a function of the intended PET pulse. It allows an effective restoration of the incoming pulses with a diverse range of bipolar offsets [29].

2.4 The hybrid interpolator

The concept of the suggested hybrid interpolator is clear from the block diagram, shown in Figure 5.

2.4.1 The leading-edge selection

Figure 5 shows that the intended signal $x_{kn}$, generated as sum of the outputs of both BLRs, is preliminary conveyed to the signal leading-edge selector. The attention on the leading-edge is due to the form of post timestamper, which is formed by combining multi-thresholds leading-edge discriminators [11].

The signal selection mechanism is illustrated by using Figure 6, where $V_{max}$ is the input signal maximum amplitude, $\alpha$ is a percentage of $V_{max}$ and is chosen equal to 10% of $V_{max}$. If the $n^{th}$ input signal sample, $x_{kn}$, crosses the $\alpha.V_{max}$ threshold then $Q + 2$ samples are selected. The association among the $n^{th}$ nominated signal sample, $x_{sn}$, and the $n^{th}$ input signal sample, $x_{kn}$, can be presented in mathematical terms with Eq (3).

$$x_{sn} = x_{kn + i}, \text{ where } i = \{-1, 0, 1, 2, \ldots, N\}$$  \hspace{1cm} (3)

This process of selection prevents processing of the entire signal length and thus dramatically improves the performance of the proposed system in terms of computation and power consumption [11].

The signal selector composes of a magnitude comparator, a circular buffer, and a module for logic and control. The concept is illustrated by using Figure 7. It displays that each input signal sample is compared with the predefined threshold $\alpha.V_{max}$.
employed delay line and FS \[29\]. \( N = 8 \) is selected. It enables the mean value of the incoming pulse baseline to be estimated through accumulation and the right shifting while evading the utilization of a complex conventional divider.

\[
\text{OCalc} = \frac{1}{N} \sum_{n=0}^{N-1} x_n \quad (1)
\]

The restored pulse, free of offset, is obtained by employing Eq. (2) where \( y_{kn} \) is the \( n \)th restored signal sample and \( S_{kn} \) is the \( n \)th input signal sample.

\[
y_{kn} = S_{kn} - \text{OCalc} \quad (2)
\]

This \( \text{OCalc} \) estimation in real-time makes the suggested BLR self-adjustable. The value of \( \text{OCalc} \) adapts as a function of the intended PET pulse. It allows an effective restoration of the incoming pulses with a diverse range of bipolar offsets \[29\].

2.4 The hybrid interpolator

The concept of the suggested hybrid interpolator is clear from the block diagram, shown in Figure 5.

2.4.1 The leading-edge selection

Figure 5 shows that the intended signal \( x_{kn} \), generated as sum of the outputs of both BLRs, is preliminary conveyed to the signal leading-edge selector. The attention on the leading-edge is due to the form of post timestamper, which is formed by combining multi-thresholds leading-edge discriminators \[11\].

The signal selection mechanism is illustrated by using Figure 6, where \( V_{max} \) is the input signal maximum amplitude, \( \alpha \) is a percentage of \( V_{max} \) and is chosen equal to 10% of \( V_{max} \). If the \( n \)th input signal sample, \( x_{kn} \), crosses the \( \alpha \cdot V_{max} \) threshold then \( Q + 2 \) samples are selected. The association among the \( n \)th nominated signal sample, \( x_{sn} \), and the \( n \)th input signal sample, \( x_{kn} \), can be presented in mathematical terms with Eq (3).

\[
x_{sn} = x_{kn} + i, \quad \text{where} \quad i = -1, 0, 1, 2, \ldots, N_{fg} \quad (3)
\]

This process of selection prevents processing of the entire signal length and thus dramatically improves the performance of the proposed system in terms of computation and power consumption \[11\].

The signal selector composes of a magnitude comparator, a circular buffer, and a module for logic and control. The concept is illustrated by using Figure 7. It displays that each input signal sample is compared with the predefined threshold \( \alpha \cdot V_{max} \). Once that threshold is exceeded by an input sample, the magnitude comparator output will be high. It is used as a logic and control unit notification that allows the circular buffer to output the \( x_{sn} \). The logic and control unit is based on a counter and a J-K latch. The comparator pilots the latch. Once set, it enables the output port of the buffer. The counter provides the address of buffer registers needed to read. Finally, the logic and control unit resets the J-K latch, after reading the \( x_{sn} \).

2.4.2 First stage interpolator

The chosen portions of pulses are up-sampled with interpolation factor, \( IF = 4 \), by utilizing the primary interpolator stage. It means three equally spaced samples are positioned statistically between the initial two consecutive samples. It fourfold ameliorates the first stage output temporal resolution compared to its input. The Weighted Least Square Interpolator (WLSI) up-samples at the first stage \[11\].

WLSI coefficients are determined using 10,000 summed pulses. The summed pulses provided by the adder “9” are used as reference ones (cf. Figure 9). It allows the interpolated values to be compared with the reference ones and adapts the interpolation coefficients to reduce the differences from the reference signal. In particular, these coefficients are determined by utilizing the Least Square (LS) algorithm to diminish the squares of discrepancies among the interpolated values and the actual ones. Five samples of \( x_{sn} \) are passed to the first stage interpolator input (cf. Section 3). After up-sampling, it outputs 17 samples. The error functions of the WLSI coefficients for the 12 implanted samples are estimated as:
In Eqs. (4)–(6), \( K \) shows the total number of summed pulses, used in the measurement. In this case, \( K = 5000 \) is selected. \( C \) is the count of samples per intended pulse. Eq. (7) determines the matrix of coefficients \( w \), referring to the minimum errors.

\[
\begin{align*}
  w & = X^T : Xref \\
  & = \begin{bmatrix} x_{s1} & \cdots & x_{sNp} \end{bmatrix} \\
  & = \begin{bmatrix} x_{r1} & \cdots & x_{rNp} \end{bmatrix}
\end{align*}
\]

where \( X \) is the matrix of the initial values used for the interpolation. \( X_{\text{ref}} \) is the matrix of reference samples at the time instants where approximations are made.

The program for setting the \( X \) and \( X_{\text{ref}} \) matrices and carrying out the matrix computations to calculate the WLSI coefficients is specifically implemented in MATLAB [31]. The architecture utilized by the designed WLSI can be seen in Figure 10.

2.4.3 Second stage interpolator

The output of first stage is further up-sampled by the second stage interpolator. It is presumed that the signal between two successive samples changes linearly. Therefore, in the second stage, the SLI with an IF = 4 is deployed. The value of \( n \)th approximated value, \( x_{rn} \), corresponding to the \( n \)th interpolating instant, \( t_{rn} \), is equal to the mean of its previous and following incoming samples (cf. Eq. (10)).
In Eqs. (4)–(6), \( K \) shows the total number of summed pulses, used in the measurement. In this case, \( K = 5000 \) is selected. \( C \) is the count of samples per intended pulse. Eq. (7) determines the matrix of coefficients \( w \), referring to the minimum errors.

\[
w = (X^T X)^{-1} X^T X_{\text{ref}}
\]  

where \( X \) is the matrix of the initial values used for the interpolation. \( X_{\text{ref}} \) is the matrix of reference samples at the time instants where approximations are made.

\[
X = \begin{pmatrix}
x_s 1_1 & \ldots & x_s 1_5 \\
\vdots & \ddots & \vdots \\
x_s N_p 1 & \ldots & x_s N_p 5
\end{pmatrix}
\]  

\[
X_{\text{ref}} = \begin{pmatrix}
x_{\text{ref}} 1_1 & \ldots & x_{\text{ref}} 1_{12} \\
\vdots & \ddots & \vdots \\
x_{\text{ref}} N_p 1 & \ldots & x_{\text{ref}} N_p 12
\end{pmatrix}
\]

The program for setting the \( X \) and \( X_{\text{ref}} \) matrices and carrying out the matrix computations to calculate the WLSI coefficients is specifically implemented in MATLAB [31]. The architecture utilized by the designed WLSI can be seen in Figure 10.

2.4.3 Second stage interpolator

The output of first stage is further up-sampled by the second stage interpolator. It is presumed that the signal between two successive samples changes linearly. Therefore, in the second stage, the SLI with an IF = 4 is deployed. The value of \( n^{th} \) approximated value, \( x_{r_n} \), corresponding to the \( n^{th} \) interpolating instant, \( t_{r_n} \), is equal to the mean of its previous and following incoming samples (cf. Eq. (10)).
\[ x_{n} = \frac{x_{n-1} + x_{n}}{2} \] (10)

In this way, the temporal resolution of the second stage interpolator output is 16-fold superior than that of the original incoming signal. The second stage interpolator collects 17 samples from the prior WLSI module and outputs 65 samples. Figure 8 illustrates the architecture and working of SLI. It indicates that 16 identical modules are operating concurrently.

2.5 The experimental setup

The system applicability is studied by using an experimental setup, as shown in Figure 9. It indicates that the radioactive tracer, \(^{22}\text{Na}\), is relocated by a robotic arm with respect to the utilized crystal scintillators matrix “6.” The gap among successive relocation steps remains equivalent to 1 mm. The system includes a sensor, consisting of four LYSO crystals of \(3 \times 3 \times 60\) mm\(^3\), enclosed from both sides with \(3 \times 3\) mm\(^2\) arrays of Hamamatsu MPPCs, “7a” and “7b.” MPPC array consists of four MPPCs of \(3 \times 3\) mm\(^2\) area, to suit the used scintillators.

The front-end electronics modules, “8a” and “8b,” manage the pulses, which come from both MPPC matrices “7a” and “7b.” They realize amplification, selection, and addition of delay. Signal selection and address encoding block “10” is used to process outputs of “8a” and “8b.” The selected pulses are then added using the adder circuit “9.” Finally, the selected pulses supplied by “10” and their sum, supplied by “9” are digitized concurrently by using an oscilloscope. The LeCroy WavePro 7300A oscilloscope is utilized in this study. The pulses, produced by “10” are digitized at FS = 200 MHz. The sum of pulses produced by “9” is digitized at the sampling rate of 3.2GHz. Later, when characterizing the hybrid interpolation module, these pulses, obtained at a frequency of 3.2 GHz, are used as reference ones. The approach is described further in Section 3.2.

3. VHDL implementation and synthesis on FPGA

The designed BLR and hybrid interpolator modules are implemented in VHDL and are synthesized on an FPGA. Preliminarily the 28-nm technology-based “xc7a200t FPGA” from the “Artix-7” family is considered [32]. The circuit VHDL implementation is synthesized on the selected FPGA by using the Xilinx Synthesis Technology (XST) [33, 34]. The system Register-Transfer-Level (RTL) schematics are shown in Figure 11a and Figure 11b. Figure 11a shows the top-level RTL schematic and Figure 11b shows the components-level RTL schematic.

The post-synthesis summary of the FPGA resource utilization, by one BLR and hybrid interpolator, is presented in Table 1. It shows that more than 10 proposed BLR and hybrid interpolator chains can be implemented on a single xc7a200t chip. The available DSP-blocks, on a single xc7a200t chip, mainly pose this limitation on the count of proposed conditioning chains. In case of need, this limitation can be resolved by using alternate logic-cells-based architectures and implementations, which minimize the use of DSP-blocks.

4. Results

The statistical features of the PET pulses such as rise-time, fall-time, bandwidth, and magnitude are extracted. It is carried out by analyzing the PET pulses delivered
In this way, the temporal resolution of the second stage interpolator output is 16-fold superior than that of the original incoming signal. The second stage interpolator collects 17 samples from the prior WLSI module and outputs 65 samples. Figure 8 illustrates the architecture and working of SLI. It indicates that 16 identical modules are operating concurrently.

2.5 The experimental setup

The system applicability is studied by using an experimental setup, as shown in Figure 9. It indicates that the radioactive tracer, $^{22}\text{Na}$, is relocated by a robotic arm with respect to the utilized crystal scintillators matrix. The gap among successive relocation steps remains equivalent to 1 mm. The system includes a sensor, consisting of four LYSO crystals of $3 \times 3 \times 60$ mm$^3$, enclosed from both sides with $3 \times 3$ mm$^2$ arrays of Hamamatsu MPPCs. The MPPC array consists of four MPPCs of $3 \times 3$ mm$^2$ area, to suit the used scintillators. The front-end electronics modules manage the pulses, which come from both MPPC matrices and manage the pulses, which come from both MPPC matrices. They realize amplification, selection, and addition of delay. Signal selection and address encoding block is used to process outputs of and . The selected pulses are then added using the adder circuit. Finally, the selected pulses supplied by and their sum, supplied by are digitized concurrently by using an oscilloscope. The LeCroy WavePro 7300A oscilloscope is utilized in this study. The pulses, produced by are digitized at FS = 200 MHz. The sum of pulses produced by is digitized at the sampling rate of 3.2GHz. Later, when characterizing the hybrid interpolation module, these pulses, obtained at a frequency of 3.2 GHz, are used as reference ones. The approach is described further in Section 3.2.

3. VHDL implementation and synthesis on FPGA

The designed BLR and hybrid interpolator modules are implemented in VHDL and are synthesized on an FPGA. Preliminarily the 28-nm technology-based xc7a200t FPGA from the Artix-7 family is considered [32]. The circuit VHDL implementation is synthesized on the selected FPGA by using the Xilinx Synthesis Technology (XST) [33, 34]. The system Register-Transfer-Level (RTL) schematics are shown in Figure 11a and Figure 11b. Figure 11a shows the top-level RTL schematic and Figure 11b shows the components-level RTL schematic. The post-synthesis summary of the FPGA resource utilization, by one BLR and hybrid interpolator, is presented in Table 1. It shows that more than 10 proposed BLR and hybrid interpolator chains can be implemented on a single xc7a200t chip. The available DSP-blocks, on a single xc7a200t chip, mainly pose this limitation on the count of proposed conditioning chains. In case of need, this limitation can be resolved by using alternate logic-cells-based architectures and implementations, which minimize the use of DSP-blocks.

4. Results

The statistical features of the PET pulses such as rise-time, fall-time, bandwidth, and magnitude are extracted. It is carried out by analyzing the PET pulses delivered by “10.” Ten thousand pulses are considered through this operation. They are collected at a sampling rate of 200 MHz by utilizing the inbuilt ADCs of the oscilloscope. A summary is presented in Table 2.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Mean value</th>
<th>Standard deviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Rise-time (ns) 10–90%</td>
<td>11</td>
<td>1.1</td>
</tr>
<tr>
<td>Fall-time (ns) 10–90%</td>
<td>146</td>
<td>10</td>
</tr>
<tr>
<td>Bandwidth (MHz)</td>
<td>35</td>
<td>4</td>
</tr>
<tr>
<td>Maximum amplitude, Vmax, after addition of both pulses (mV)</td>
<td>1010</td>
<td>55</td>
</tr>
</tbody>
</table>

Table 2.
Summary of amplified and conditioned pulses parameters.
4.1 The characterization of BLR

The utilized delay lines inject 50-ns delays in the selected pulses. These are acquired with a sampling rate of 200 MHz. Thus, 10 samples are collected on the baselines of arriving pulses. While estimating $O_{Cale}, N = 8$ is selected. It refers to primarily 40-ns portion of the baseline. On the accumulator output, the division with a factor of 8 is attained by executing a 3-bit right shift.

Figure 12 shows a typical performance of the conceived BLR. It depicts how well the offset, injected by the front-end electronics, is compensated from the received pulses. Amplification and conditioning chains in modules “8a” and “8b” add a particular offset in the received pulses. Due to the influence of various offsets, for a fixed location among the radiotracer and the crystal scintillator matrix “6,” the incoming pulses demonstrate a peak amplitude dispersion of roughly 25% among them. With the application of the designed BLR, these dispersions are limited to approximately 1%. It reflects how the use of designed BLR will enhance the correctness of post energies and DOI estimators. It will also improve the performance of the scanner in terms of precision in the localization of tumor cells [11, 12].

4.2 The characterization of hybrid interpolator

4.2.1 The leading-edge selector

BLRs’ outputs are summed and then transferred to the signal selection unit. The selected pulses are digitized at a rate of 200 MHz. Table 1 reveals that the incoming signal’s mean [10] % rise time is 11 ns. It clarifies that there will be at least two samples, in the digitized version of the signal, on the signal leading-edge. Hence, $Q = 3$ is selected. It ensures a proper selection of the signal leading-edge, the most critical signal portion needed by the used timestamp estimator [11].

4.2.2 The first and the second stage interpolators

Signal leading-edge selector output is transferred to the first interpolation stage realized with WLSI. In this study, this interpolation stage receives five selected signal samples, initially sampled at 200 MHz. It outputs 17 samples, with a sampling rate of 800 MHz.

The SLI is selected to process the second interpolation stage. It receives 17 samples and outputs 65 samples with a sampling rate of 3.2 GHz.

Figure 12.
The baseline restoration process.
The interpolation errors are computed. Throughout this procedure, 10,000 interactions among the radioactive source and the scintillators matrix “6” are used. The intended interactions are recorded at predetermined locations.

The module “10” produces a pair of pulses as an outcome of each interaction. These pulses and their related sum are digitized with an oscilloscope. The pulses produced by the module “10” are recorded at a sampling frequency of 200 MHz. The sum of pulses produced by the adder circuit “9” is recorded at a sampling rate of 3.2 GHz. The error per interpolated sample, \( I_{en} \), is estimated with Eq. (11), where, \( xref\_n \) is the reference sample value with respect to the interpolation instant \( tr\_n \). It represents the summed analog signal that is sampled with an oscilloscope, at 3.2 GHz. \( yr\_n \) is the approximated value computed with respect to the interpolation instant \( tr\_n \).

\[
I_{en} = xref\_n - yr\_n \tag{11}
\]

The error of the used interpolator is measured in terms of the Mean Square Deviation Error (RMSDE). The RMSDE is determined for each intended pulse by using Eq. (12), where, \( C \) is the number of samples that are considered for the incoming pulse. The number of summed pulses is indexed by \( Np \). Eventually, the RMSDE mean is determined as the average value of the RMSDE\(_{Np}\).

\[
RMSDE_{Np} = \sqrt{\frac{1}{C} \sum_{n=1}^{C} I_{en}^2} \tag{12}
\]

For designed hybrid interpolator, the average RMSDE value is 13.6 \( \mu \)V. The interpolated signal is used for post timestamps estimation. The interaction time among the \( \gamma \)-ray and the crystal scintillator is computed by comparing the arriving pulse amplitude against determined thresholds. The time is estimated on the basis of thresholds crossing instants. Due to the discrete-time digitized pulses, a threshold crossing is estimated as intersection among the threshold and the straight line, crossing via two successive samples that lay across that threshold. For the timestamp estimators, based on digital discriminators, the precession of timestamps is directly related to the temporal resolution and the magnitude accuracy of the arriving pulses [11, 23].

In this case, by using the suggested hybrid interpolator, the temporal resolution of the selected portion is enhanced 16-fold. It outputs an interpolated signal with 0.3125 ns of temporal resolution and 13.6 \( \mu \)V of average RMSDE. It is capable of significantly improving the accuracy of the post timestamp estimator while digitizing pulses with ADCs that are economically accessible [11].

4.3 Comparison of the hybrid interpolator with a conventional interpolator

The effectiveness of the suggested hybrid interpolator is also compared with a counter mono-algorithm-based approach. Interpolation is achieved traditionally by using a unique algorithm. The computational load is directly related to the order of the interpolator and to the count of input samples.

The leading-edge selection module, in the proposed solution, allows concentrating on the pertinent portion of the signal. In the examined case, five samples per incoming pulse are picked. Without this element, however, the entire pulse duration of around 150 ns should be considered [11, 12]. The ADC will deliver 30 samples per incoming pulse, for a sampling frequency of 200 MHz. It will increase the interpolator computational load with a factor of 6.
The computational complexity for the suggested case is determined by adding the computational costs of both stages. The computational complexity of the optimized WLSI with an \( IP = 4 \) is 15 multiplications and 3 additions (cf. Figure 10). The computational complexity of SLI is 3 additions and 3 binary-weighted divisions (cf. Figure 8). Relative to the addition and multiplication operations, the circuit level complexity of the binary weighted division is insignificant. However, the complexity of a WLSI with an \( IP = 16 \) is 45 multiplications and 15 additions for approximating 15 samples among two consecutive originals [12]. By the grace of leading-edge selector, in the proposed case, the WLSI needs to interpolate 5 selected samples and it delivers 17 interpolated samples at its output. The overall computational cost of WLSI becomes 75 multiplications and 15 additions. The complexity of used SLI for processing 17 samples is 51 additions. It results in an overall cost of 75 multiplications and 66 additions. Contrary, in conventional case, the system has to process 30 samples for the whole pulse length, between 10% rise-time to 10% fall-time, of around 150 ns should be considered [1, 2]. It results in a computational cost of 1350 multiplications and 450 additions. These results demonstrate that the suggested solution reaches an 18-fold gain in the count of multiplications and a 6.8-fold gain in the count of additions over the mono WLSI based solution.

The proposed hybrid interpolator’s interpolation precision is also contrasted with the mono WLSI-based solution. Characterization is achieved by using the same pair of pulses registered and used during the measurement of the hybrid interpolator error. The interpolation error of the up-sampled signal outputs by the mono WLSI interpolator is estimated by using Eq. 12. It results in 11.4-\( \mu \)V RMSDE. For the case of designed hybrid interpolator, 13.6-\( \mu \)V RMSDE is attained. It reveals that the designed solution achieves substantial computational advantage over the mono WLSI-based tactic while achieving an analogous precision.

5. Discussion and conclusion

A brain-PET scanner’s resolution and sensitivity rely on how accurate it is to measure the depths and times of interactions among scintillators and the \( \gamma \)-rays [1–3]. The exact measurement of the DOI requires an accurate estimate of the arriving PET pulses’ energies [12]. A precise measurement of interaction times needs an exact calculation of timestamps [11]. This helps in accurate reconstruction of the LORs. Accurate DOIs and LORs contribute to the reconstruction of three-dimensional high-resolution tomography, which allows a precise location of tumor cells in the patient’s brain.

The readout electronics of PET pulses produce unpredictable offsets. It causes an incorrect estimation of these pulses’ energies, which decreases the accuracy of measurement of the DOI and timestamp. As a result, it diminishes the scanner’s ability to assess the location of tumor cells accurately. An efficient BLR is proposed for minimizing the impact of offsets. It attains a dynamic offset cancelation by employing a real-time \( OCalc \) estimation mechanism. By the grace of the suggested BLR, the peak amplitude dispersions for a determined position of the radioactive source with respect to the matrix of scintillators “6” is diminished from \( \leq 25\% \) to \( \leq 1\% \). This assures that the use of designed BLR would enhance the precision of post energies and DOIs’ estimators. This should improve the scanner’s accuracy in the localization of tumor cells [1–3, 11].

After energies, the second significant parameter to be measured in brain-PET scanners is the timestamp of the annihilated \( \gamma \)-rays [11]. It is conducted to calculate LORs, which allow the tumor cells to be located. A PET scanner’s sensitivity and
tomographic resolution are directly linked to the computational accuracy of timestamps [11, 23]. The timestamp can be measured in either digital or analog worlds. The analog timestamp calculators require the development of complex, integrated circuits for specific applications. Using digital timestamp calculators can result in a cost-effective solution [23]. It allows a solution to be realized using regular ADCs and Field Programmable Gate Arrays (FPGAs). Comparing the amplitude of digitized versions of PET pulses to established thresholds, they measure timestamps [23, 24, 35]. The time is stamped by using the instants of the threshold crossing. Hence, the exactitude of timestamp calculations is directly related to the incoming pulses’ temporal resolution and precision of magnitude. The incoming pulses are digitized at a sampling rate of 200 MHz in the examined case. It provides 5 ns of temporal resolution. Later, with the suggested hybrid interpolator, the temporal resolution of the selected portion of pulses is 16-fold enhanced. It results in an interpolated signal with a temporal resolution of 0.3125 ns and with RMSDE of 13.6 μV. It aptitudes a significant improvement in the precision of the post timestamp calculator while acquiring the pulses with economically available ADCs.

Component-level architectures of the suggested BLR and hybrid interpolator are described. The proposed chain is implemented in VHDL, and synthesis is realized on the xc7a200t FPGA. It is shown that more than 10 proposed BLR and hybrid interpolator chains can be implemented on a single xc7a200t chip, which costs around 260US$. This reveals that the suggested concept can be developed, unlike traditional predecessors, by using cost-effective ADCs and FPGAs [12]. It prevents the production of complex high-performance specific integrated circuits and thus results in effective realization. In addition to cost-effectiveness, it also facilitates the device reconfiguration compared to hardwired circuits and allows similar precision to be attained [12].

These results demonstrate the potential applicability of the proposed BLR and hybrid interpolator in current brain-PET scanners. They can be easily incorporated into contemporary PET scanners based on a simple architecture and can contribute effectively in improving their tomographic resolution.

Acknowledgements

The author is thankful to Dr. D. Liksonov, Dr. A. Bakkali, and Dr. N. Tamda for the fruitful discussions, Mme. Rabia Qaisar, Ms. M. Tayeb, and Ms. E. Noor for their help in preparing figures for this book chapter.

Conflict of interest

The author declares no conflict of interest.
References


Computationally Efficient Hybrid Interpolation and Baseline Restoration of the Brain-PET Pulses

DOI: http:/ /dx.doi.org/10.5772/intechopen.92193
References


With the world marching inexorably towards the fourth industrial revolution (IR 4.0), one is now embracing lives with artificial intelligence (AI), the Internet of Things (IoTs), virtual reality (VR) and 5G technology. Wherever we are, whatever we are doing, there are electronic devices that we rely indispensably on. While some of these technologies, such as those fueled with smart, autonomous systems, are seemingly precocious; others have existed for quite a while. These devices range from simple home appliances, entertainment media to complex aeronautical instruments. Clearly, the daily lives of mankind today are interwoven seamlessly with electronics. Surprising as it may seem, the cornerstone that empowers these electronic devices is nothing more than a mere diminutive semiconductor cube block. More colloquially referred to as the Very-Large-Scale-Integration (VLSI) chip or an integrated circuit (IC) chip or simply a microchip, this semiconductor cube block, approximately the size of a grain of rice, is composed of millions to billions of transistors. The transistors are interconnected in such a way that allows electrical circuitries for certain applications to be realized. Some of these chips serve specific permanent applications and are known as Application Specific Integrated Circuits (ASICS); while, others are computing processors which could be programmed for diverse applications. The computer processor, together with its supporting hardware and user interfaces, is known as an embedded system. In this book, a variety of topics related to microchips are extensively illustrated. The topics encompass the physics of the microchip device, as well as its design methods and applications.